TIMMO-2-USE
Timing Model – Tools, algorithms, languages, methodology, USE cases

Report type                Deliverable D13
Report name                Methodology description V2
Report status              Public
Version number             Version 1.0
Date of preparation        2012-10-16
TIMMO-2-USE Partners

AbsInt Angewandte Informatik GmbH
Arcticus Systems AB
Chalmers University of Technology
Continental Automotive GmbH
Delphi France SAS
dSpace GmbH
INCHRON GmbH
Institute National de Recherche en Informatique et Automatique
INRIA
Mälardalen University
Rapita Systems Ltd, UK
RealTime-at-Work
Robert Bosch GmbH
Symtavision GmbH
Technische Universität Braunschweig
University of Paderborn
Volvo Technology AB

Project Coordinator

Dr. Daniel Karlsson

Volvo Group Trucks Technology
Advanced Technology & Research
Dept 6260, M2.7
405 08 Göteborg
Sweden
Tel.: +46 31 322 9949
Email: Daniel.B.Karlsson@volvo.com

© Copyright 2010-2012: The TIMMO-2-USE Consortium
Authors

Cecilia Ekelin, Volvo Technology AB
Arne Hamann, Robert Bosch GmbH
Daniel Karlsson, Volvo Technology AB
Ulrich Kiffmeier, dSpace GmbH
Stefan Kuntz, Continental Automotive GmbH
Oscar Ljungkrantz, Volvo Technology AB
Mesut Özhan, INCHRON GmbH
Sophie Quinton, TU Braunschweig
# Table of contents

TIMMO-2-USE Partners ................................................................. 2  
Authors .......................................................................................... 3  
Table of contents ................................................................................. 4  
List of Figures ...................................................................................... 6  
1 Introduction ..................................................................................... 8  
2 Starting Point .................................................................................. 9  
   2.1 The TIMMO Methodology ........................................................ 9  
   2.2 The ATESTT Methodology .................................................... 12  
3 Generic Methodology Pattern (GMP) ............................................ 15  
   3.1 Example ................................................................................. 21  
   3.2 Abstracting Timing Properties ................................................ 28  
   3.3 Extending the GMP with Safety Aspects............................... 28  
4 Transformation of Timing Information ........................................... 30  
   4.1 Vehicle to Analysis Level ....................................................... 33  
      4.1.1 Structural Elements ...................................................... 34  
      4.1.2 Temporal Elements ....................................................... 35  
   4.2 Analysis to Design Level ........................................................ 37  
      4.2.1 Structural Elements ...................................................... 38  
      4.2.2 Temporal Elements ....................................................... 40  
   4.3 Design to Implementation Level ............................................. 42  
      4.3.1 Structural Elements ...................................................... 42  
      4.3.2 Temporal Elements ....................................................... 46  
   4.4 Implementation (AUTOSAR) to Operational Level ................. 48  
   4.5 Environment Model .............................................................. 49  
5 Integration of the results of WP2 and WP3 into the methodology 53  
   5.1 TADL2 guides ........................................................................ 53  
   5.2 Tool mentors .......................................................................... 54  
6 Application of the Generic Methodology Pattern to Use Cases .... 56  
   6.1 Integrate reusable component ................................................. 56  
   6.2 Specify timing budgets ........................................................... 63  
6.3 Specify synchronization timing constraints .............................. 72  
   6.4 Negotiate time budgets .......................................................... 77  
   6.5 Revise erroneous timing information ..................................... 79  
      6.5.1 Example: Exceeded time budget ................................. 82  
   6.6 Exchange models ................................................................. 89  
      6.6.1 Supplier Side ................................................................. 89
6.6.2 OEM / Integrator Side ...................................................92
6.7 Specify system dimensions ......................................................96
7 Cross-cutting concerns ...............................................................97
  7.1 Specify mode dependent timing information .........................97
  7.2 Perform post-build parameterization .................................98
  7.3 Specify probabilistic timing properties .............................99
8 Conclusion .............................................................................101
9 EPF Model of the TIMMO-2-USE Methodology ......................102
10 Glossary ..................................................................................103
11 References ..............................................................................107
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>The different Phases of the TIMMO Methodology</td>
<td>9</td>
</tr>
<tr>
<td>2</td>
<td>Different phases and tasks of the TIMMO methodology</td>
<td>10</td>
</tr>
<tr>
<td>3</td>
<td>The structure of the EAST-ADL methodology</td>
<td>12</td>
</tr>
<tr>
<td>4</td>
<td>TIMMO-2-USE Generic Methodology Pattern</td>
<td>16</td>
</tr>
<tr>
<td>5</td>
<td>Instantiation of TIMMO-2-USE Generic Methodology Pattern</td>
<td>17</td>
</tr>
<tr>
<td>6</td>
<td>A simple example to demonstrate the use of the TIMMO-2-USE Generic Methodology Pattern</td>
<td>22</td>
</tr>
<tr>
<td>7</td>
<td>A simple example to demonstrate the use of the TIMMO-2-USE Generic Methodology Pattern and transforming timing requirements between levels of abstraction</td>
<td>23</td>
</tr>
<tr>
<td>8</td>
<td>The simple example to demonstrate the use of the TIMMO-2-USE Generic Methodology Pattern annotated by timing information</td>
<td>24</td>
</tr>
<tr>
<td>9</td>
<td>A simple example to demonstrate the use of the TIMMO-2-USE Generic Methodology Pattern and specifying timing requirements for the next level of abstraction</td>
<td>27</td>
</tr>
<tr>
<td>10</td>
<td>Abstracting Timing Properties</td>
<td>28</td>
</tr>
<tr>
<td>11</td>
<td>Generic Methodology Pattern applied to functional safety</td>
<td>29</td>
</tr>
<tr>
<td>12</td>
<td>Transforming Vehicle to Analysis Level – Structure</td>
<td>35</td>
</tr>
<tr>
<td>13</td>
<td>Transforming Vehicle to Analysis Level – Timing</td>
<td>36</td>
</tr>
<tr>
<td>14</td>
<td>Transforming Analysis to Design Level - Structure</td>
<td>39</td>
</tr>
<tr>
<td>15</td>
<td>Transforming Analysis to Design Level - Timing</td>
<td>41</td>
</tr>
<tr>
<td>16</td>
<td>Transforming Design to Implementation Level - Structure</td>
<td>44</td>
</tr>
<tr>
<td>17</td>
<td>Transforming Design to Implementation Level - Timing</td>
<td>47</td>
</tr>
<tr>
<td>18</td>
<td>The Environment Model - Structure</td>
<td>49</td>
</tr>
<tr>
<td>19</td>
<td>The Environment Model - Timing</td>
<td>51</td>
</tr>
<tr>
<td>20</td>
<td>Structure of TADL guides</td>
<td>53</td>
</tr>
<tr>
<td>21</td>
<td>Generic methodology applied on integration of a reusable component</td>
<td>58</td>
</tr>
<tr>
<td>22</td>
<td>Timing behavior before and after integration</td>
<td>61</td>
</tr>
<tr>
<td>23</td>
<td>The principles of time budgeting</td>
<td>64</td>
</tr>
<tr>
<td>24</td>
<td>The time budgeting methodology</td>
<td>66</td>
</tr>
<tr>
<td>25</td>
<td>Example of a budget segment identification strategy</td>
<td>67</td>
</tr>
<tr>
<td>26</td>
<td>Time budgeting example using symbolic time expressions</td>
<td>70</td>
</tr>
<tr>
<td>27</td>
<td>Refinement and identification of new sets of events. At the abstraction level ( n ) the set ( S_1 ) is composed by two events. After a</td>
<td></td>
</tr>
</tbody>
</table>
refinement of the solution at the abstraction level \( n-1 \), the set \( S_1 \) is composed by three events, and a new set of events (\( S_2 \)) that must be synchronized is identified.

Figure 28 - Mapping of the specify synchronization constraints into the Generic Methodology Pattern

Figure 29 - Negotiate Timing Information

Figure 30 - Process for the use case Revise erroneous timing information

Figure 31 - Legend for revision charts

Figure 32 - Revise exceeded time budget at vehicle level

Figure 33 - Revise exceeded time budget at analysis level

Figure 34 - Revise exceeded time budget at design level

Figure 35 - Revise exceeded time budget in the VFB view

Figure 36 - Revise exceeded time budget in the SWC view

Figure 37 - Revise exceeded time budget in ECU view

Figure 38 - Revise exceeded time budget in System view

Figure 39 - Revise exceeded time budget in Operational level

Figure 40 - Supplier Side of the Exchange Models Use Case

Figure 41 - OEM Side of the Exchange Models Use Case
1 Introduction

In this document the final results of the TIMMO-2-USE methodology are described in detail.

The main goal of the TIMMO-2-USE methodology is to address practical use-cases that require special consideration of timing aspects. Related “timing augmented” methodologies, like the TIMMO and ATESTST2 methodologies (see Section 2) do not offer such detail and mainly describe the application of timing analysis and simulation techniques for validation purposes. These aspects are also covered in the TIMMO-2-USE methodology, but additionally it is described how design decisions can be taken based on timing information. In other words, the TIMMO-2-USE methodology introduces a constructive feedback between automotive software system design and real-time systems engineering.

The basis of the TIMMO-2-USE methodology is the Generic Methodology Pattern (GMP) described in Section 3. All practical use cases that are described in Section 6 are mapped to this generic methodology. The covered use-cases that are described in Section 6 are the following:

- Integrate reusable component
- Specify timing budget
- Specify synchronization timing constraints
- Negotiate time budgets
- Revise erroneous timing information
- Exchange models
- Specify system dimensions

One important distinctive characteristic of the GMP is the integration of top-down and bottom-up development aspects into one single methodology. Therefore, it is crucial to being able to transform timing information 1) from higher to lower abstraction levels, and 2) from lower to higher abstraction levels. A discussion on how these transformations can be done is given in Section 4.

The GMP general structure was designed with the aim of being applicable to other aspects of software system development apart from timing. To demonstrate this, an extension of the GMP is presented in Section 3.3 that renders it compatible to ISO 26262 compliant safety methodologies.

In order to integrate the results of the technical work packages within TIMMO-2-USE, the concepts of “TADL guides” (Section 5.1) and “Tool mentors” (Section 5.2) were developed for the TIMMO-2-USE methodology.

TADL guides explain the usage of TADL2 (Timing Augmented Description Language 2) concept during the different methodology tasks, whereas Tool mentors link to timing related tools and algorithms that are relevant for the completion of a task at hand.
2 Starting Point

In previous projects, software system development methodologies were developed taking into account timing aspects. In the following sections, the most prominent projects and the developed methodologies are shortly presented and related to the TIMMO-2-USE methodology.

2.1 The TIMMO Methodology

In the ITEA2 predecessor project TIMMO (TIMing MOdel), a system development methodology was defined explicitly taking into account the real-time behavior of the developed system, an aspect that is ignored in many comparable methodologies.

The TIMMO methodology describes the application of the Timing Augmented Description Language (TADL), that was also developed in the TIMMO project and that is extended in WP2 of TIMMO-2-USE, in the context of the automotive software system development process. Based on the information captured by TADL, the TIMMO methodology highlights the possibilities of applying timing analyses to help the designer taking design decisions and verifying the system’s adherence to timing constraints. This guideline on how timing analyses can be applied during the development process of automotive software systems represents the main novelty of the TIMMO methodology.

The TIMMO methodology is based on EAST-ADL at the higher levels of abstraction and on AUTOSAR at implementation level (compare Figure 1).

- Vehicle Phase (EAST-ADL)
- Analysis Phase (EAST-ADL)
- Design Phase (EAST-ADL)
- Implementation Phase (AUTOSAR)

![Figure 1- The different Phases of the TIMMO Methodology](image-url)
The development steps (tasks) that are performed in the different phases of the TIMMO methodology are shown in Figure 2. Please note that the TIMMO methodology allows design iterations at each phase. Each task or sequence of tasks involved in creating the solution in the current phase can be repeated based on the knowledge gained in the timing analysis tasks ("Analyze timing …"). For this reason, each phase ends with a milestone acting as gateway for checking the real-time behavior of the created solution before continuing system development in the subsequent phase.

Figure 2 - Different phases and tasks of the TIMMO methodology

Timing Analyses

In the following, the timing analyses that can be performed during the different phases to support the developers in taking design decisions and helping her to ensure the correct real-time behavior are briefly sketched.

Vehicle phase

Timing analysis during the vehicle phase focuses on two aspects. First, the logical validation of the timing requirements is performed. This consists in a first (in most cases subjective) evaluation of the general satisfiability of the timing requirements through timing experts.
The second aspect consists in performing consistency checks of the timing requirements.

**Analysis phase**

During the analysis phase the timing behavior of initial versions of the functional models are checked against the timing requirements formulated at vehicle phase. Additionally, robustness checks are performed to early detect critical paths in the functional architecture that need special focus in the subsequent phases.

**Design phase**

During the design phase the first implementation decisions are taken, including the mapping of functionalities to computational resources and utilized communication media. Based on these decisions also many timing properties of the systems are fixed or can be estimated. Therefore, the timing models that can be derived at design phase are much more detailed compared to the previous phases. This enables more detailed timing analyses assessing the approximate dynamic behavior of the software system under development.

At design phase so-called *Response Time Analyses Techniques* can be applied for the first time. They are performed to verify the system’s adherence to end-to-end timing requirements. Response time analysis can be performed for a wide range of scopes, spanning from single tasks to complex cause-effect chains involving several ECUs.

**Implementation phase**

In the implementation phase all details for accurate timing analyses are available. However, while in the previous phases the results of timing analysis can be used to take design decisions, the focus during the implementation shifts to pure validation, i.e. it is checked in detail if all imposed timing requirements from the previous phases are satisfied.

AUTOSAR defines four different views on the developed software system:

- Virtual Function Bus (VFB) View
- System View
- Component View
- Electronic Control Unit (ECU) View

Each of these views focuses on different aspects, and thus different timing analysis techniques are applied. For instance, on system view the validation of global end-to-end delays, e.g. maximum reaction constraints, spanning several ECUs are of interest. In the case of the ECU view, the focus lies on response time analysis on task level and deadlock analysis for shared resources.

**Relation to the TIMMO-2-USE methodology**

The TIMMO methodology is one of the corner stones for the TIMMO-2-USE methodology. The main differences compared to the TIMMO-2-USE methodology are twofold:
- The TIMMO methodology has a pure top-down view on the development process of automotive software systems. In contrast, the TIMMO-2-USE methodology explicitly considers also bottom-up aspects that play an important role for many use cases.

- The TIMMO methodology’s main use case lies on the application of timing analyses during the development process. The TIMMO-2-USE methodology covers many more practical use cases that require the consideration of timing aspects. Examples include the specification of time budgets, the integration of new functionalities into an existing system, the development of control applications, etc.

### 2.2 The ATESS Methodology

The purpose of the EAST-ADL Methodology, developed in the ATESS project, is to give guidance on the use of the EAST-ADL language for the construction, validation and reuse of a well-connected set of development models for automotive embedded software.

Given the complexity of the development activities in automotive embedded software development, it is mandatory to structure the methodology so as to enable a relatively fast and easy access to the EAST-ADL language for a small kernel of essential development activities which can then be seamlessly extended to a comprehensive treatment of the language including more specialized development activities which may not necessarily be used in any development project. Hence the methodology is structured into two major components, as illustrated in

**Figure 3:**

![Figure 3 - The structure of the EAST-ADL methodology](image)

The main component, the kernel methodology part, comprises a top-down description of the central constructive phases of automotive embedded software development.

The left side of the kernel methodology directly reflects the abstraction levels adopted by EAST-ADL. These phases describe the
tasks and activities that need to be performed on the respective abstraction level in order to efficiently use the language in automotive embedded system development. The implementation phase, however, contains a reference to the AUTOSAR methodology. It therefore only describes how to transit from the design phase to implementation in AUTOSAR.

On the right side, integration and verification and validation is found. The focus in the EAST-ADL methodology is in these phases on the V&V aspects.

The kernel methodology is extended into a comprehensive methodology for automotive development projects by adding three additional and orthogonal activities to each of these phases:

- Specification of V&V cases to be executed and evaluated during the corresponding integration phase. V&V cases are most typically test cases, but can also include reviews etc.
- Verification of the model on a given abstraction level to the requirements of the model at the abstraction level directly above.
- V&V activities on the model artifacts of a given level itself, i.e. peer reviews, consistency checks, check of modeling guidelines etc.

The second main component of the EAST-ADL methodology consists of a set of complementary loosely-coupled extensions to the kernel methodology. Each of these extensions may be used as an add-on to the kernel activities. The following extensions are currently included:

- **Environment Modeling:** Modeling of the (typically analog or discrete-analog) environment of the system to be developed.
- **Requirements and V&V:** Detailed handling of complex requirements and V&V artifacts.
- **Safety Assurance:** Development of Safety-critical systems
- **Timing:** Detailed handling of timing requirements and properties.
- **Variability Modeling:** Detailed handling of variability modeling.
- **Behavior modeling:** Detailed handling of behavioral modeling

The main idea is that the user of the methodology can compose any set of extensions with the kernel. In order to illustrate the intended correlation and interaction between the extensions, the EAST-ADL methodology presents four different configurations (where a configuration is a set of extensions plus the kernel) of increasing complexity:

- **Core:** Only basic structural models in the kernel methodology.
- **Quality:** Requirements and V&V extensions are added to Core.
- **Quality+:** Variability, timing, behavior and reuse added to Quality.
- **Safety:** Safety added to Quality+.
The timing extension

All timing aspects, including analysis, are captured in the timing extension. The timing extension contains a simplified and collapsed version of the TIMMO methodology, and has a clear focus on specification of timing constraints in the vehicle, analysis and design phases. The reason is that the analyses indicated in the vehicle and analysis phases of the TIMMO methodology are of relatively informal nature. Detailed timing analysis is not available until a hardware architecture is defined in the design phase. The implementation phase of the EAST-ADL methodology does not contain any timing since AUTOSAR v3.1, to which the methodology interfaces, does not support timing.

The timing extension of the EAST-ADL methodology contains the following tasks:

- **Capture Vehicle Timing:** End-to-end timing constraints as well as other timing constraints relevant for Vehicle Features are defined.
- **Capture Internal Analysis Timing:** A budget of delay timing constraints making up end-to-end timing as well as other timing constraints constraining elements inside the FunctionalAnalysisArchitecture are defined.
- **Capture External Analysis Timing:** End-to-end timing constraints as well as other timing constraints on external input and outputs are defined.
- **Assess Timing Feasibility:** Consistency of timing constraints and feasibility of meeting timing constraint under a chosen DesignArchitecture is assessed.
- **Capture External Design Timing:** End-to-end timing constraints as well as other timing constraints on external input and outputs are defined.
- **Capture Internal Design Timing:** A budget of delay timing constraints making up end-to-end timing as well as other timing constraints constraining elements inside the FunctionalDesignArchitecture are defined.

Relation to the TIMMO-2-USE methodology

The EAST-ADL methodology addresses all aspects of the automotive EE development process, whereas the TIMMO-2-USE methodology focuses on a certain set of use cases related to timing that are mapped to a Generic Methodology Pattern (GMP), see Section 3. The GMP summarizes all tasks in all extensions (except timing) of the EAST-ADL methodology in one task: Create solution. The tasks in the timing extension correspond to the other tasks in the GMP. However, such mapping is not straight-forward and will result in a many-to-many relation.
This chapter describes the TIMMO-2-USE Generic Method Pattern GMP. This method pattern is the basis for all steps to be taken during the course of a phase and level of abstraction respectively.

Important Assumptions

The following assumptions shall be kept in mind when reading the following paragraphs:

1. All tasks can be repeated an arbitrary number of times.
2. A sequence of tasks can be repeated an arbitrary number of times.
3. A role or roles performing a task have access to all artifacts that are a) available at the beginning of a phase, and b) created by tasks during the course of the phase. For all details about the work product dependencies refer to the EPF model [4].
4. The term “Timing Property” is used in such a way that it refers to the timing property type and its value.

Introduction

As shown in Figure 4, the TIMMO-2-USE Generic Method Pattern consists of the six tasks called “Create Solution”, “Attach Timing Requirements to Solution”, “Create Timing Model”, “Analyze Timing Model”, “Verify Solution against Timing Requirements”, and “Specify and Validate Timing Requirements”. In essence, these tasks have the following purposes:

- “Create Solution” describes the definition of the architecture without any timing information.
- “Attach Timing Requirements to Solution” describes the formulation of timing requirements in terms of the current architecture.
- “Create Timing Model” describes the definition of a formalized model for the calculation of specific timing characteristics based on properties of the current architecture.
- “Analyze Timing Model” describes the actual execution and evaluation of all necessary “calculations” according to the timing model.
- “Verify Solution against Timing Requirements” describes the comparison of the obtained analysis results with the specified timing requirements.
- “Specify and Validate Timing Requirements” describes the identification of mandatory timing characteristics and their promotion to timing requirements for the next development phase.
Please note that for the GMP to be compatible with safety methodologies according to ISO 26262, another task “Refine, Introduce & Validate Requirements” was introduced. This task, however, is treated separately in Section 3.3. Here, only those tasks of the GMP that are relevant for timing considerations are discussed.

By and large, these tasks are carried out at every level of abstraction of the EAST-ADL. Since the EAST-ADL, as well as TIMMO-2-USE, defines a phase for every level of abstraction these tasks are carried out for every level of abstraction: Vehicle, Analysis, Design, Implementation and Operational Level. As shown in Figure 5 there are two exceptions: The first exception is that at the beginning of the Vehicle Phase, a formal work product “Timing Requirements” is not available. The second exception is that at the end of the Operational Phase the task “Specify and Validate Timing Requirements” is not carried out.

**Figure 4 - TIMMO-2-USE Generic Methodology Pattern**

**Instantiation**

As already indicated in the previous paragraph the TIMMO-2-USE Generic Methodology Pattern can be applied on all levels of abstraction defined by the EAST-ADL.
This instantiation is shown in Figure 5. In every phase of the methodology the corresponding tasks are conducted – except the “Specify and Validate Timing Requirements” in the Operational Phase. At the end of the Vehicle-, Analysis-, Design-, and Implementation Phase the work product “Timing Requirements” is passed to the following phase as basis for subsequent activities in that phase – except at the end of the Operational phase.

In the following, all tasks and their purpose are described in more detail. The tasks are described in the order as they appear in Figure 4 (from left to right).

Create Solution

Based on the given requirements\(^1\), including timing requirements, that originate from the higher level of abstraction respectively previous phase, a solution is created or an already existing solution is revised. While creating/revising the solution the given timing requirements must be considered. In other words the given timing requirements, like any other non-timing requirement, guide the creation of the solution. The resulting solution is captured in appropriate models. In case of EAST-ADL these models are the Technical Feature Model TFM on the Vehicle Level, Functional Analysis Architecture FAA on the Analysis Level, Functional Design Architecture FDA and Hardware Design Architecture HDA on the Design Level, and Environment Model EM which is present on all levels of abstraction.

---

\(^1\) A solution created on the higher level of abstraction respectively in the previous phase, is considered as requirement – a set of requirements – as well.
Out of these, the first three models primarily capture timing requirements and properties related to the system’s application. The Hardware Design Architecture provides parameters for execution and hardware delays. The Environment Model provides characteristics and constraints imposed by the surrounding systems.

Several solutions (alternatives) can evolve from the task “Create Solution” and each of those solutions shall have the potential to satisfy the given requirements. However, each solution may result from specific design decisions that have been taken during the course of this task.

Attach Timing Requirements to Solution

Based on the created solution the timing requirements are formulated in a way that is suitable for further processing on the current level of abstraction. Timing requirements that are carried over from a previous phase must be transformed and attached to the solution architecture accordingly, such that they are “compatible” with the timing model (and the timing properties) on the current level of abstraction.

In a nutshell: Timing requirements are expressed using events, event chains, and timing constraints that are imposed on these events and event chains. Events refer to locations, usually ports, in a solution model at which the occurrences of the events are observed; while event chains specify a causal relationship between events and their temporal occurrences. During every phase, a solution model is created based on the requirements and on the solution model created in the previous phase. An event specified in the previous phase referring to an observable location in the corresponding solution model possibly has to be transformed or mapped into an event referring to an observable location in the solution model created during the current phase. This transformation has to be performed for all events and event chains, and especially the values of the timing requirements imposed on event chains.

This task must be performed for every alternative solution that evolve from the task “Create Solution”.

Create Timing Model

Once the solution has been created and the timing requirements have been attached in a way that suits the current level of abstraction, a timing model for this solution is created.

The timing model defines how – based on the timing properties of the solution – specific timing analysis methods can be applied, in order to predict / calculate the dynamic behavior of the solution and the timing characteristics (e.g. the WCRT of a control function) emerging from it.

The timing properties required by the various timing analysis methods need to be determined and assessed. The methods applied to determine the particular values are manifold: expert knowledge and estimation, knowledge from previous projects or iterations within the current project, formalized analysis, simulation, etc. In addition, the methods being used may vary depending on the phase: On higher
levels of abstraction other methods are used than on lower levels. For example, scheduling analysis is used on implementation level, but not on vehicle level.

The most appropriate and suitable method should be selected for this purpose.

Note that the purpose of this task is not to define new types of timing analysis methods or timing properties, but to decide how these can be practically used to describe the dynamic behavior of the solution.

This task must be performed for alternative solutions that evolve from the task “Create Solution”. And with regard to the dynamic behavior of the solutions there may be different timing models leading to different sets of timing properties and their values.

**Analyze Timing Model**

Depending on the specifics of the timing model and the different timing analysis methods which are applied, all necessary calculations are executed and their results – looking at the whole picture and the target system – are evaluated.

It may happen that several alternative solutions are available, and in this case the purpose of the task “Analyze Timing Model” is to identify and quantify the strengths of every solution with regard to the dynamic – temporal – behavior. One can select the most appropriate and/or promising solutions in order to proceed with the development.

**Verify Solution against Timing Requirements**

In order to answer the question – does the solution satisfy the given timing requirements – the values of the timing properties obtained by the analysis are compared against the values of the requirements attached to the solution.

The primary purpose of this task is to decide whether to continue conducting the subsequent tasks in the development process, or to repeat any or a sequence of previous tasks. In other words at this point it is decided “whether the numbers are good enough for progressing”, or whether those numbers have to be revised (iteration). It could also happen that the solution subject to timing analysis must be revised, or even worse, a new solution must be searched.

If several alternative solutions are available then the purpose of the task “Verify Solution against Timing Requirements” is to verify the timing properties of every solution. Eventually, one has to select the most appropriate solution – one solution – in order to proceed with the development.

**Milestone: Quality Gate**

At a quality gate, which is not shown in the given figures, immediately following the task “Verify Solution against Timing Requirements” the results of the verification are checked, and a decision is taken to either continue or repeat the phase. Of course, if the quality gate is
negative the necessary actions depend on the kind of defect detected. For example, sometimes it would only be necessary to repeat a specific or a number of tasks, rather than all tasks in the phase.

Specify and Validate Timing Requirements

Once the quality gate has been passed all or some of the obtained timing properties and transformed timing requirements are converted into corresponding timing requirements.

The result of the task is not that all timing properties that were found in the previous tasks are converted into timing requirements, but only those of them which are fundamental and important for design decision to be taken in subsequent steps. One criterion for identifying timing properties as timing requirements is that they were critical for the verification performed.

These timing requirements are the basis for any design work being conducted during the next phase.
3.1 Example

This section introduces a very simple example that is used to explain how the Generic Methodology Pattern is applied respectively utilized. In particular, it describes how the Generic Methodology Pattern is applied on the Design Level.

Example – Introduction

At the beginning of a phase the solution and the corresponding timing requirements are available from the previous phase respectively higher level of abstraction – the Analysis Level. This solution is shown in the upper part of Figure 6. The solution consists of two functional devices («FD») and one function/component («AF»). One of the functional devices, the one on the left-hand side in the figure, represents the sensor and the other functional device, the one on the right-hand side in the figure, represents the actuator. The purpose of the functional device named “Sensor” is to provide data from the environment to the E/E system to be developed; while the purpose of the functional device called “Actuator” is to “control/impact” the environment. The [analysis] function/component («AF») called “Function” processes the data received from the environment via the functional device “Sensor” and controls/impacts the environment via the functional device called “Actuator”.

In the artifact “Timing Requirements” attached to the solution one event chain is specified. This event chain and the timing constraint are depicted by the blue colored event chain drawn above the function/component called “Function” in Figure 7. The event chain references an event and its occurrence can be observed at the required port of the functional device called “Sensor”. This event is playing the role of the stimulus. The event chain references a second event and its occurrence can be observed at the provided port of the functional device called “Actuator”. This event is playing the role of the response.

A ReactionConstraint (TC) is imposed on this event chain (EC) and its value is 125 ms including a variation – jitter – of 30 ms yielding in a time range of 110 ms to 140 ms.

<table>
<thead>
<tr>
<th>Scope</th>
<th>ReactionConstraint</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sensor - Function - Actuator</td>
<td>125 ms, -15 ms, +15 ms</td>
<td>110 ms</td>
<td>140 ms</td>
</tr>
</tbody>
</table>

Example – Create Solution

On the current level of abstraction – in the current phase – a solution is created by performing the task “Create Solution”. The created solution is supposed to satisfy the given functional and non-functional requirements, specifically the timing requirements.

The solution is shown in the lower part of Figure 6. It consists of two Hardware Functions («HF»), two Basic Software Functions («BSF»),
and two Logical Device Managers («LDM»): one called “Sensor” and the other called “Actuator”. Additionally, two [design] functions/components («DF») called “F1” and “F2” are part of the system architecture. The combination on the left hand side in the figure corresponds to the sensor, and the combination on the right hand side corresponds to the actuator. The two [design] functions/components («DF») called “F1” and “F2” processing the data received from the environment via the HF, BSF and LDM, and control/impact the environment via the LDM, BSF, and HF. The Logical Device Manager “Actuator” provides additional data to the function/component called “F1”.

Figure 6 - A simple example to demonstrate the use of the TIMMO-2-USE Generic Methodology Pattern

Example – Attach Timing Requirements to Solution

The timing requirements originated from the previous phase, the Analysis Phase, are transformed into timing requirements that correspond with the solution created in the current phase, the Design Phase. In the example the given timing requirement, the event chain and timing constraint in the upper part of Figure 7, are transformed into an event chain with corresponding timing requirement that is imposed on the current phase’s solution.

The result of the transformation is

<table>
<thead>
<tr>
<th>Scope</th>
<th>Latency Timing Constraint</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>HF “Sensor” → HF “Actuator”</td>
<td>125 ms, -15 ms, +15 ms</td>
<td>110 ms</td>
<td>140 ms</td>
</tr>
</tbody>
</table>
Figure 7 - A simple example to demonstrate the use of the TIMMO-2-USE Generic Methodology Pattern and transforming timing requirements between levels of abstraction.

Observation: On the first view it seems obvious that the event chain/timing constraint specified on the higher level of abstraction (Analysis Level) is transformed in a one-to-one manner to an event chain/timing constraint on the current level of abstraction (Design Level). And a valid question is whether this timing requirement shall be transformed at all.

Example – Create Timing Model

During the course of the task “Create Timing Model” the solution is annotated with events, event chains, and timing constraints as shown in the lower part of Figure 8 – depicted by the red colored event chain drawn above every element of the solution. On this level of abstraction the given event chain including its latency timing constraint is broken down into seven subsequent event chains, playing the role of event chain segments, and latency timing constraints are imposed on those seven event chains respectively event chain segments. In addition a periodic event triggering constraint is imposed on the event that is observed at the provided port of the basic software function called “Sensor”, because the solution provides data for example periodically.

In this example, an event chain referring to the second provided port of logical device manager called “Actuator” and the second required port of the [design] function/component called “F1” is not specified, because this path is considered unimportant with regard to timing. Note that in other cases this path could possibly have a significant impact on the dynamic behavior of the system, e.g. in a control application, and then must be considered accordingly.
Furthermore, an event chain is specified referring to an event that is observed at the required port of the hardware function called “Sensor”, and to an event that is observed at the provided port of the hardware function called “Actuator”. On that event chain a timing constraint is imposed. This timing constraint – the property and the value – may be the same as the given one [timing requirement].

The values of all those timing properties are determined, too, and for good reasons one could specify the following latency timing constraints:

1. A latency timing constraint imposed on the combination HF, BSF, and LDM called “Sensor” of 30 ms including a variation of -2 ms and +5 ms resulting in a time range of 28 ms to 35 ms.
2. A latency timing constraint imposed on the function/component called “F1” of 20 ms including a variation of -1 ms and +2 ms resulting in a time range of 19 ms to 22 ms.
3. A latency timing constraint imposed on the function/component called “F2” of 45 ms including a variation of -5 ms and +3 ms resulting in a time range of 40 ms to 48 ms.
4. A latency timing constraint imposed on the combination LDM, BSF, and HF called “Actuator” of 25 ms including a variation of -2 ms and +10 ms resulting in a time range of 23 ms to 35 ms.
The following table summarizes the values of all determined latency timing constraints.

<table>
<thead>
<tr>
<th>Component</th>
<th>Latency Timing Constraint</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>HF, BSF, LDM</td>
<td>30 ms, -2 ms, +5 ms</td>
<td>28 ms</td>
<td>35 ms</td>
</tr>
<tr>
<td>“Sensor”</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F1</td>
<td>20 ms, -1 ms, +2 ms</td>
<td>19 ms</td>
<td>22 ms</td>
</tr>
<tr>
<td>F2</td>
<td>45 ms, -5 ms, +3 ms</td>
<td>40 ms</td>
<td>48 ms</td>
</tr>
<tr>
<td>LDM, BSF, HF</td>
<td>25 ms, -2 ms, +10 ms</td>
<td>23 ms</td>
<td>35 ms</td>
</tr>
<tr>
<td>“Actuator”</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Totals:</td>
<td></td>
<td>110 ms</td>
<td>140 ms</td>
</tr>
</tbody>
</table>

Additionally, the value of the periodic event triggering constraint that is imposed on the event observable at the provided port of the basic software function called “Sensor” is 10 ms including a variation – jitter – of 2 ms resulting in a time range of 8 ms to 12 ms.

Example – Analyze Timing Model

In this step – carrying out the task “Analyze Timing Model” – the values of the timing properties specified are scrutinized.

In the example, executable models that are available for every component are used to perform simulations in order to analyze the timing behavior of the given solution. During the simulations it turns out that the function/component “F1” tends to have a slightly larger response time than specified during the task “Find Timing Properties” – typically 5 ms – which leads to a variation of +8 ms.

Further analyses show that the assumptions made during the task “Create Timing Model” with regard to the dynamic behavior of the inter-connect between “Actuator” and “F1” were not correct. It turns out that the variation of the response time is not as large as presumed before. Continuing simulations lead to the fact that the latency timing constraints can be adjusted accordingly; in this case the variation is not more than +2 ms.

Table 1 summarizes the values of all determined latency timing constraints.

<table>
<thead>
<tr>
<th>Component</th>
<th>Latency Timing Constraint</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>HF, BSF, LDM</td>
<td>30 ms, -2 ms, +5 ms</td>
<td>28 ms</td>
<td>35 ms</td>
</tr>
<tr>
<td>“Sensor”</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F1</td>
<td>20 ms, -1 ms, +8 ms</td>
<td>19 ms</td>
<td>28 ms</td>
</tr>
<tr>
<td>F2</td>
<td>45 ms, -5 ms, +3 ms</td>
<td>40 ms</td>
<td>48 ms</td>
</tr>
<tr>
<td>LDM, BSF, HF</td>
<td>25 ms, -2 ms, +2 ms</td>
<td>23 ms</td>
<td>27 ms</td>
</tr>
<tr>
<td>“Actuator”</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Totals:</td>
<td></td>
<td>110 ms</td>
<td>138 ms</td>
</tr>
</tbody>
</table>

Table 1: New values of the latency timing constraints after performing timing analyses on the given solution.
Example – Verify Solution against Timing Requirements

The obtained values of the timing properties are now compared against the given timing constraint transformed from the higher level of abstraction.

Alternative #1: For this purpose, an event chain is specified that references the event observable at the required port of the hardware function called "Sensor", playing the role “Stimulus”, and that references the event observable at the provided port of the hardware function called “Actuator”, playing the role “Response”.

Alternative #2: For this purpose, an event chain is specified that references the event observable at the required port of the basic software function called "Sensor", playing the role “Stimulus”, and that references the event observable at the provided port of the basic software function called “Actuator”, playing the role “Response”.

This event chain and the timing constraint imposed on it are depicted by the blue colored event chain shown in the bottom part of Figure 9. A latency timing constraint is imposed on this event chain and the value of this latency timing constraint is as follows:

<table>
<thead>
<tr>
<th>Latency Timing Constraint</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>120 ms, -10 ms, +18 ms</td>
<td>110 ms</td>
<td>138 ms</td>
</tr>
</tbody>
</table>

A comparison of this timing property of the solution with the given one mentioned in the introduction of the example shows that the solution satisfies the given timing constraint respectively latency timing constraint: 110 to 138 ms versus 110 to 140 ms.

Example – Specify and Validate Timing Requirements

As a formal step the determined timing property – latency timing constraint – and its value – 110 ms to 138 ms – are declared as timing requirement/constraint which shall be considered in the next phase, in particular when carrying out the task “Create Solution” in the following phase. Note, that the timing properties, associated with every functional device and function/component, are not converted into timing requirements.
Figure 9 - A simple example to demonstrate the use of the TIMMO-2-USE Generic Methodology Pattern and specifying timing requirements for the next level of abstraction.
3.2 Abstracting Timing Properties

This sub-section describes the idea of “Abstracting Timing Properties” on a lower level of abstraction in order to use them on a higher level of abstraction. The results of this abstraction are used as additional (optional) input work product for the task “Create Timing Model”.

Figure 10 shows a simplified view of the methodology with regard to this approach. The task "Transform Timing Properties" on the current level of abstraction transforms the timing properties’ values of a solution created on the lower level of abstraction into values of timing properties that are used at the current level of abstraction. The transformed timing properties, including their values, are an optional input work product for the task “Attach Timing Requirements to Solution” conducted on the current level of abstraction. The idea behind this is that values of timing properties that are obtained during later phases of the development process can be used on higher levels of abstraction respectively in earlier phases of the development process. This is an important capability in order to support iterative development processes.

3.3 Extending the GMP with Safety Aspects

The GMP general structure was designed with the aim of being applicable to other aspects of the E/E development as well, not only timing. To demonstrate and validate this, it has been applied to functional safety according to ISO 26262 in cooperation with the TimeSafe project.
When investigating ISO 26262, the need to refine requirements at the current abstraction level before the actual solution is created and modeled, was manifest. In particular, ISO 26262 explicitly requires the technical safety requirements (design level) to be specified before the system design is created and the hardware and software safety requirements (implementation level) to be specified before the hardware and software design is created. For this reason the first task “Refine, Introduce and Validate Requirements” was introduced. The seven tasks of the GMP applied to safety are shown in Figure 11 and the first task is briefly described as follows.

Refine, Introduce & Validate Requirements

In this task, the *requirements* from previous/upper abstraction level are refined and complemented to this abstraction level. This means that some *assumptions on the design* are made on this abstraction level. Typically the requirements introduced or refined in this work task are later refined and/or formalized when the design has been made. For functional safety, the functional, technical, hardware or software safety requirements are introduced in this work task and allocated to the design and detailed in later work tasks, thus creating the functional/technical safety concept or being part of the hardware/software design. The refined and introduced requirements are also *validated*. This means that the requirements are checked to be consistent and corresponding to the actual expectations (intended requirements) of the stakeholders.
This chapter describes the transformation of structural/spatial (EAST-ADL) and temporal model elements (TADL2) between the five levels of abstraction defined by the EAST-ADL [5]. This chapter considers a top-down and bottom-up approach. Note that reflecting on the transformation of structural model elements is crucial for understanding the transformation of temporal model elements, because the temporal model elements cannot be transformed without any structural model in mind.

Throughout this chapter it is assumed that all mentioned structural model elements have required and/or provided ports. These ports are the descriptions of locations in a specific target system at which the occurrences of events, described using temporal model elements, are observed (observable locations). In addition, EAST-ADL provides the element Function Trigger to specify the parameters describing the triggering of the execution of functions – Function Types and Function Prototypes. Since this element is not part of the TADL2 it is not considered in the reflections presented in this chapter.

Introduction

During every phase new models are introduced and each of them is finer grained than the models introduced in the previous phases. The main reason for this is that the models represent a more specific and detailed view on aspects and/or cross cutting concerns that are introduced during every phase and level of abstraction respectively. The models have a more detailed/specific but smaller scope than the abstract model on the higher levels of abstraction. With regard to timing, this leads to the problem that the observable locations specified on the higher level of abstraction do not necessarily correspond directly to observable locations specified within models on the lower level of abstraction.

For example, on the Analysis Level the system subject to development is described by the Functional Analysis Architecture (FAA) consisting of Functional Devices and Analysis Functions. The functional devices represent the sensors and actuators used to obtain data about the environment (sensors) and to impact the environment (actuators). Typical descriptions of observable locations in this model are a required port of a Functional Device representing a sensor and a provided port of a Functional Device representing an actuator.

On the Design Level two models are used to describe the system: a) the Functional Design Architecture (FDA) and b) the Hardware Design Architecture (HDA). In both models, parts of the Functional Device described on the higher level of abstraction, the Analysis Level, are realized. In other words, model elements in both models, the FDA and HDA, representing parts of the Functional Device in the FAA.

Important Assumptions

An event specified on a higher level of abstraction always has a corresponding event specified on the next lower level of abstraction. This assumption does not suggest that all events on the higher level of abstraction have a corresponding event specified on the next lower level. However, this is not the case and the assumption only says that
an event on the higher level of abstraction can always be transformed to an event on a lower level of abstraction.

An event specified on a lower level of abstraction does not necessarily correspond with any event on the next higher level of abstraction.

**Relationship with GMP**

The Generic Methodology Pattern provides a framework for dealing with timing information throughout the various phases of the development of systems. This framework consists of tasks that process given timing information, create new and update existing timing information. With regard to transforming timing information between levels of abstractions structural model elements are transformed during the course of the task “Create Solution” and temporal model elements are transformed during the course of the task “Attach Timing Requirements to Solution” (top-down approach) and “Transform Timing Properties” (bottom-up approach).

**Relationship with Use Cases**

The contents of this chapter cover the following specific use cases which have been specified at the beginning of the TIMMO-2-USE project [3]:

1. Transform Timing Information from Vehicle Level to Analysis Level
2. Transform Timing Information from Analysis Level to Design Level
3. Transform Timing Information from Design Level to Implementation Level

**Scope of Transformation**

The primary focus of the discussion on transformation between the five EAST-ADL levels of abstraction are the models listed in Table 2. Note that there a transformation is not possible between the Implementation Level and the Operational Level. The primary reason is that there are no models specified on the Operational Level which contain timing information. Thus, transformation of timing information is conducted between the following levels of abstraction:

1. Vehicle and Analysis Level
2. Analysis and Design Level
3. Design and Implementation Level

<table>
<thead>
<tr>
<th>Level</th>
<th>Models</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vehicle</td>
<td>Technical Feature Model (TFM)</td>
</tr>
<tr>
<td>Analysis</td>
<td>Functional Analysis Architecture (FAA)</td>
</tr>
<tr>
<td>Design</td>
<td>Functional Design Architecture (FDA), Hardware Design Architecture (HDA) Allocation [Model]</td>
</tr>
<tr>
<td>Implementation</td>
<td>VFB View (VFB), SW-C View, System View, Basic Software Module View (BSWM), ECU View</td>
</tr>
</tbody>
</table>
The EAST-ADL Environment respectively Environment Model plays a specific role. This model spans all levels of abstraction and in contrast to the system model does not have abstraction levels, namely the Vehicle, Analysis, Design, Implementation and Operational level. But due to its importance in the process of transforming timing information between different levels of abstraction details are given in section 4.5.

Whenever a model element is transformed between two levels of abstraction – from higher to lower, or vice versa – a tracing relationship shall be created between these two elements in order to be capable to “follow traces” between the various levels of abstraction.

Important Reflections

The temporal elements which are subject to transformation between different levels of abstraction are Event, Event Chain, and Timing Constraint. The latter one is imposed on events and event chains. This implies that when an event or an event chain is transformed the timing constraints imposed on those elements, event and event chain, shall be transformed, too.

It is important to understand that in contrast to the transformation of structural elements temporal elements are not transformed into other types of elements, because – and this is the beauty of the TADL2 and its notion – they are used on all levels of abstraction ranging from the Vehicle Level to the Implementation Level. In the following paragraphs the transformation of timing information, a.k.a. temporal elements, is explained.

Transforming Events

The meaning of transformation of timing information between different levels of abstraction is that an observable location – the event – identified in a model on one level of abstraction shall be associated with a corresponding observable location in a model on neighboring level of abstraction. In order to accomplish this, one has to identify the observable location in the target model on the corresponding level of abstraction. Once the two observable locations have been identified a tracing relationship is established between these elements.

In case of the top-down approach, an observable location identified in a model on the current level of abstraction shall be transformed into an observable location in a model on the next lower level of abstraction. And in case of the bottom-up approach, an observable location identified in a model on the current level of abstraction shall

---

2 An observable location is the function port of a function type/prototype an event is “pointing” to. The event describes the type of action that occurs at this port. In other words, the port is the location at which occurrences of the specified event are observed when the system is operating.
be transformed into an observable location in a model on the next higher level of abstraction.

Transforming Event Chains

An event chain specifies a causal relationship between two events: One event plays the role of the *stimulus* event and the other one plays the role of the *response* event. This means that the response event occurs if and only if the stimulus event occurred before. Or in other words, if the stimulus event occurs then the response event shall occur too.

Once the stimulus and response events of an event chain on a level of abstraction have been transformed to the next higher or lower level, then the event chain is “transformed” as well. This simply means that the event chain is specified on the target level of abstraction, referencing the two transformed stimulus and response events. A tracing relationship has to be established between the two event chains on the different levels of abstraction in order to ensure traceability.

Terminology

The term “Analysis Function” is used to refer to both, the Analysis Function Type and Analysis Function Prototype. If it is necessary to distinguish between an Analysis Function's type and its prototype, then the terms “Analysis Function Type” and Analysis Function Prototype” are used accordingly. The same terminology is also used for the terms “Design Function” and “AUTOSAR Software Component”.

The term “Environment Model” and “Environment Function” are used as synonyms.

Dealing with Types and Prototypes

One of the most interesting questions is how to deal with types and prototypes when transforming models from a higher level of abstraction to a lower level of abstraction, and vice versa.

By and large, Analysis Function Types are transformed to Design Function Types, and Analysis Function Prototypes are transformed into Design Function Prototypes. The assumption is that a model element on one level of abstraction corresponds to one model element on the lower level of abstraction (1:1). This assumption may not always hold true.

4.1 Vehicle to Analysis Level

This chapter describes the transformation of structural and temporal model elements (TADL2) between the Vehicle Level and the Analysis Level. In particular, the transformation between Technical Feature Model (TFM) and Functional Analysis Architecture (FAA) is described in this section.
4.1.1 Structural Elements

This section describes the transformation of structural model elements between the Vehicle Level and the Analysis Level, and vice versa.

Top-Down Approach

The Technical Feature Model on the Vehicle Level contains the elements that are subject to transformation, namely the elements Vehicle Feature and Feature. Table 3 lists these elements and the corresponding elements on the Analysis Level they are transformed to.

<table>
<thead>
<tr>
<th>Vehicle Level</th>
<th>Analysis Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>Environment Model</td>
<td>Environment Model</td>
</tr>
<tr>
<td>Vehicle Feature</td>
<td>Analysis Function</td>
</tr>
<tr>
<td></td>
<td>Functional Device</td>
</tr>
<tr>
<td>Feature</td>
<td>Analysis Function</td>
</tr>
<tr>
<td></td>
<td>Functional Device</td>
</tr>
</tbody>
</table>

Table 3: Transforming Vehicle to Analysis Level – TFM to FAA

In a top-down approach, a Vehicle Feature is transformed to an Analysis Function which represents the realization of the feature on the Analysis Level. Since most features interact with the environment, Functional Devices are required to model this interaction with the environment. The required and provided ports of the Functional Devices are connected to the corresponding provided and required ports of the Analysis Function via connectors. The Functional Devices either obtain data about the environment (sensor), impact the environment (actuator), or both.

As sketched out in Figure 12 the Vehicle Feature called “The Ultimate Feature” is transformed into two Functional Devices called “Sensor” and “Actuator” as well as to an Analysis Function called “Function”.

It is also possible that a feature does not interact with the environment but depends on the availability of other features, which means that the feature relies on information provided by other features or provides information to other features. In this case, the interaction between the Analysis Function and other Analysis Functions is performed via ports, and connectors that connect these ports of the Analysis Functions.
Bottom-Up Approach

The Functional Analysis Architecture on the Analysis Level contains the elements that are subject to transformation, namely the elements Analysis Function and Functional Device. Table 3 lists these elements and the corresponding elements on the Vehicle Level they are transformed to.

The elements Analysis Function and Functional Device in the Functional Analysis Architecture on the Analysis Level form the realization of a feature. Therefore, in a bottom-up approach these elements are transformed to a feature in the Technical Feature Model on the Vehicle Level.

As shown in Figure 12 the two Functional Devices called “Sensor” and “Actuator” as well as the Analysis Function called “Function” are transformed to the Vehicle Feature called “The Ultimate Feature” on the Vehicle Level.

4.1.2 Temporal Elements

This section describes the transformation of temporal model elements (TADL2) between the Vehicle Level and the Analysis Level, and vice versa. The assumption taken is that the structural elements of the models on the Vehicle Level have been already transformed to the structural elements on the Analysis Level as described in the previous subsection.
In the top-down approach, the events pointing to ports of environment functions in the Environment Model on the Vehicle Level are transformed to events pointing to required and provided ports of Functional Devices in the Functional Analysis Architecture which are connected with ports of environment functions on the Analysis Level. For more details about the role of the environment model and environment function refer to section 4.5.

As depicted in the upper part of Figure 13, two observable locations – events pointing to ports of Environment Functions (marked by blue rectangles) – are specified in the Environment Model on the Vehicle Level. The first observable location is the provided port of the environment function shown on the left hand side, and the second one is the required port of the environment function on the right hand side.

The corresponding observable locations in the Functional Analysis Architecture on the Analysis Level are shown in the lower part of Figure 13. The first observable location is the required port of the Functional Device called “Sensor” and it corresponds to the provided port of the environment function (left hand side) on the Vehicle Level. The second observable location is the provided port of the Functional Device called “Actuator” and it corresponds to the required port of the environment function (right hand side) on the Vehicle Level.

The event chain specified on the Vehicle Level and referencing the two observable locations on this level of abstraction, in particular the provided and required ports of the environment function(s), on the Vehicle Level is transformed to the event chain on the Analysis Level. This event chain references the two observable locations on the Analysis level.
The timing constraint imposed on the event chain on the Vehicle Level is transformed, too, such that the same timing constraint is imposed on the event chain on the Analysis Level. It is likely that this timing constraint is a Delay Constraint specifying that the response event shall occur in a time interval given by a lower and upper value after the stimulus event occurred.

**Bottom-Up Approach**

In the bottom-up approach, the events pointing to required and provided ports of Functional Devices in the Functional Analysis Architecture that are connected to ports of environment functions on the Analysis Level are transformed to events pointing to ports of environment functions in the Environment Model on the Vehicle Level. For more details about the role of the environment model and environment function refer to section 4.5.

As depicted in the lower part of Figure 13 two observable locations – events pointing to ports of Functional Devices (marked by red rectangles) – are specified in the Functional Analysis Architecture on the Analysis Level. The first observable location is the required port of the Functional Device called “Sensor”, and the second one is the provided port of the Functional Device called “Actuator”. The corresponding observable locations in the Environment Model on the Vehicle Level are shown in the upper part of Figure 13. The first observable location is the provided port of the environment function shown on the left hand side and it corresponds to the required port of the Functional Device called “Sensor”. The second one is the required port of the environment function on the right hand side and it corresponds to the provided port of the Functional Device called “Actuator”.

The event chain specified on the Analysis Level and referencing the two observable locations on this level of abstraction, in particular the provided and required ports of the Functional Devices, is transformed to the event chain on the Vehicle Level. This event chain references the two observable locations on the Vehicle level.

The timing constraint imposed on the event chain on the Analysis Level is transformed, too, such that the same timing constraint is imposed on the event chain on the Vehicle Level. It is likely that this timing constraint is a Delay Constraint specifying that the response event shall occur in a time interval given by a lower and upper value after the stimulus event occurred.

**4.2 Analysis to Design Level**

This chapter describes the transformation of structural and temporal model elements (TADL2) between the Analysis Level and the Design Level. In particular, the transformations between Functional Analysis Architecture (FAA) and Functional Design Architecture (FDA) and between Functional Analysis Architecture (FAA) and Hardware Design Architecture (HDA) are described in this section.
4.2.1 Structural Elements

This section describes the transformation of structural model elements between the Analysis Level and the Design Level, and vice versa.

Top-Down Approach

The Functional Analysis Architecture on the Analysis Level contains the elements that are subject to transformation, namely the Analysis Function and the Functional Device. Table 4 lists these elements and the corresponding elements on the Design Level they are transformed to.

<table>
<thead>
<tr>
<th>Analysis Level</th>
<th>Design Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>Environment Model</td>
<td>Environment Model</td>
</tr>
<tr>
<td>Functional Device</td>
<td>Functional Design Architecture (FDA):</td>
</tr>
<tr>
<td></td>
<td>• Logical Device Manager</td>
</tr>
<tr>
<td></td>
<td>• Basic Software Function</td>
</tr>
<tr>
<td></td>
<td>• Hardware Function</td>
</tr>
<tr>
<td>Hardware Design Architecture (HDA):</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Sensor</td>
</tr>
<tr>
<td></td>
<td>• Actuator</td>
</tr>
</tbody>
</table>

Table 4: Transforming Analysis to Design Level – FAA to FDA and HDA

In a top-down approach, an Analysis Function is transformed to a Design Function; and a Functional Device is transformed to a Hardware Function, Basic Software Function and Logical Device Manager. The three elements Hardware Function, Basic Software Function and Logical Device Manager, together form the realization of the Functional Device on the Design Level. The mentioned elements are part of the Function Design Architecture. In addition, the Functional Device is transformed to either a Sensor or Actuator depending on whether the Functional Device represents a sensor or an actuator. The elements Sensor and Actuator are part of the Hardware Design Architecture and are referenced by the corresponding Hardware Function contained in the Functional Design Architecture.

As sketched out in Figure 14, the Functional Device called “Sensor” is transformed into the three elements Hardware Function called “Sensor”, Basic Software Function called “Sensor” and Logical Device Manager called “Sensor” on the Design Level.

The three elements all have required and provided ports that are connected with connectors in order to model that information is flowing from the Hardware Function via the Basic Software Function to the provided port of the Logical Device Manager called “Sensor”. The Analysis Function called “Function” is transformed into two Design Functions called “F1” and “F2” which process the information provided by the Logical Device Manager called “Sensor” and provide information to the Logical Device Manager called “Actuator”. Note that this is one possibility for transforming the Analysis Function to Design Functions. Depending on the functionality of the Analysis Function and non-functional requirements, like timing and safety requirements,
the transformation of a given Analysis Function can result in an arbitrary number of Design Functions.
The Functional Device called “Actuator” is transformed into the three elements Logical Device Manager called “Actuator”, Basic Software Function called “Actuator” and Hardware Function called “Actuator” on the Design Level.

Figure 14 - Transforming Analysis to Design Level - Structure

The three elements all have required and provided ports that are connected with connectors in order to model that information is flowing from the Logical Device Manager called “Actuator” via the Basic Software Function to the required port of the Hardware Function “Actuator”.

Bottom-Up Approach

The Functional Design Architecture on the Design Level contains the elements that are subject to transformation, namely the elements Design Function, Hardware Function, Basic Software Function, and Logical Device Manager. Table 4 lists these elements and the corresponding elements on the Analysis Level they are transformed to.

The elements Sensor and Actuator, both are specializations of the element Hardware Component, in the Hardware Design Architecture on the Design Level are not the primary source for the transformation between the Design and Analysis Level. Though, solely for the sake of completeness they are mentioned.

The three elements Hardware Function, Basic Software Function and Logical Device Manager, together form on the Design Level the realization of a Functional Device. Therefore, in the bottom-up approach these elements are transformed to a Functional Device in the Functional Analysis Architecture on the Analysis Level. The element Design Function on the Design Level forms the realization of
an Analysis Function; and therefore such an element is transformed
to an Analysis Function on the Analysis Level.

As sketched out in Figure 14 the Hardware Function called “Sensor”,
Basic Software Function called “Sensor” and Logical Device Manager
called “Sensor” are transformed to a Functional Device called
“Sensor” on the Analysis Level. And Logical Device Manager called
“Actuator”, Basic Software Function called “Actuator” and Hardware
Function called “Actuator” are transformed to a Functional Device
called “Actuator” on the Analysis Level. Last but not least, the two
Design Functions called “F1” and “F2” are transformed to an Analysis
Function called “Function” on the Analysis Level, because it is
assumed that both Design Functions realize parts of functionality
which are logically regarded as a single functionality on the Analysis
Level.

All components have the necessary types of ports to exchange and
the ports are connected with each other accordingly.

**Observation.** In the Functional Design Architecture, the second
provided port of the Logical Device Manager called “Actuator” is
connected with the second required port of the Design Function
called “F1”. But the connection between these two components is not
present in the Functional Analysis Architecture on the Analysis Level
shown in Figure 14. One could argue that such a connection shall be
present in the Functional Analysis Architecture on the Analysis Level:
The Analysis Function called “Function” has one provided and two
required ports; and the Functional Device called “Actuator” has one
required and two provided ports. The second provide port of this
Functional Device is connected with the second required port of the
Analysis Function called “Function”.

In this case, the mentioned connection in the Functional Design
Architecture is also present in the Functional Analysis Architecture.
This discussion and conclusion drawn apply also to the top-down
approach explained in this subsection.

### 4.2.2 Temporal Elements

This section describes the transformation of temporal model elements
(TADL2) between the Analysis Level and the Design Level, and vice
versa. The assumption taken is that the structural elements of the
models on the Analysis Level have been already transformed to the
structural elements on the Design Level as described in the previous
subsection.

**Top-Down Approach**

As depicted in the upper part of Figure 15 two observable locations –
events pointing to ports of the Analysis Function called “Function”
(marked by blue rectangles) – are specified in the Functional Analysis
Architecture on the Analysis Level. The first observable location is the
required port of the Analysis Function called “Function” and the
second one is the provided port of the same Analysis Function.
The corresponding observable locations in the Function Design Architecture on the Design Level are shown in the lower part of Figure 15. The first observable location is the required port of the Design Function called “F1” and it corresponds to the required port of the Analysis Function called “Function” on the Analysis Level. The second observable location is the first (upper) provided port of the Design Function called “F2” and it corresponds to the provided port of the Analysis Function called “Function” on the Analysis Level.

The event chain specified on the Analysis Level referencing the observable locations on this level of abstraction, in particular the required and provided ports of the Analysis Function called “Function”, is transformed to the event chain on the Design Level. This event chain references the two observable locations on the Design Level.

The timing constraint imposed on the event chain on the Analysis Level is transformed, too, such that the same timing constraint is imposed on the event chain on the Design Level. It is likely that this timing constraint is a Delay Constraint specifying that the response event shall occur in a time interval given by a lower and upper value after the stimulus event occurred.

**Bottom-Up Approach**

As depicted in the lower part of Figure 15, two observable locations – events pointing to ports of Design Functions (marked by red rectangles) – are specified in the Functional Design Architecture on the Design Level. The first observable location is the first (upper) required port of the Design Function called “F1” and the second observable location is the provided port of the Design Function called “F2”.

---

**Legend:**
- AF: Analysis Function
- FD: Functional Device
- EM: Environment Model/Environment Function
- HF: Hardware Function
- BSF: Basic Software Function
- LDM: Logical Device Manager
- DF: Design Function
- EC: Event Chain
- TC: Timing Constraint
The corresponding observable locations in the Functional Analysis Architecture on the Analysis Level are shown in the upper part of Figure 15. The first observable location is the required port of the Analysis Function called “Function” and corresponds to the first required port of the Design Function called “F1”. And the second one is the provided port of the Analysis Function called “Function” and it corresponds to the provided port of the Design Function called “F2”.

The event chain specified on the Design Level and referencing the two observable locations on this level of abstraction, in particular the required and provided ports of the two mentioned Design Functions, is transformed to the event chain on the Analysis Level. This event chain references the two observable locations on the Analysis Level.

The timing constraint imposed on the event chain on the Design Level is transformed, too, such that the same timing constraint is imposed on the event chain on the Analysis Level. It is likely that this timing constraint is a Delay Constraint specifying that the response event shall occur in a time interval given by a lower and upper value after the stimulus event occurred.

4.3 Design to Implementation Level

This chapter describes the transformation of structural and temporal model elements (TADL2) between the Design Level and the Implementation Level (AUTOSAR). In particular, the transformations between Functional Design Architecture (FDA) and the AUTOSAR Virtual Function Bus (VFB) View; and the Hardware Design Architecture (HDA) and the AUTOSAR ECU Resource Description are described in this section.

4.3.1 Structural Elements

This section describes the transformation of structural model elements between the Design Level and the Implementation Level (AUTOSAR), and vice versa.

Top-Down Approach

The Functional Design Architecture on the Design Level contains the elements that are subject to transformation, namely the Design Function, Basic Software Function, Logical Device Manager, and the Hardware Function. Table 5 lists these elements and the corresponding elements on the Implementation Level (AUTOSAR) they are transformed to.

---

3 The AUTOSAR Standard specifies five different views: Virtual Function Bus, Software Component, System Topology, Basic Software Module, and ECU. With regard to transformation between Design and Implementation Level only the Virtual Function Bus View is of interest in the first place.
<table>
<thead>
<tr>
<th>Design Level</th>
<th>Implementation Level - AUTOSAR Virtual Function Bus View</th>
</tr>
</thead>
<tbody>
<tr>
<td>Environment Model</td>
<td>Not supported4</td>
</tr>
<tr>
<td>Design Function</td>
<td>Composition Software Component</td>
</tr>
<tr>
<td></td>
<td>Application Software Component</td>
</tr>
<tr>
<td></td>
<td>Parameter Software Component</td>
</tr>
<tr>
<td>Basic Software Function</td>
<td>ECU Abstraction Software Component</td>
</tr>
<tr>
<td></td>
<td>Service Software Component</td>
</tr>
<tr>
<td></td>
<td>Service Proxy Software Component</td>
</tr>
<tr>
<td></td>
<td>NV Block Software Component</td>
</tr>
<tr>
<td></td>
<td>Complex Device Driver Software Component</td>
</tr>
<tr>
<td>Logical Device Manager</td>
<td>Sensor/Actuator Software Component</td>
</tr>
<tr>
<td>Hardware Function</td>
<td>None</td>
</tr>
</tbody>
</table>

Table 5: Transforming Design to Implementation Level – FDA and HDA to AUTOSAR Views

In a top-down approach, a Design Function is transformed to one of the following elements:

- Application Software Component if the Design Function is one that does not contain any further Design Function.
- Composition Software Component if the Design Function is one that contains further Design Functions, or does not contain any further Design Functions, but the intention is to decompose the Composition Software Component on the Implementation Level.
- Parameter Software Component if the Design Function is only providing parameters.

A Basic Software Function is transformed to one of the following elements:

- ECU Abstraction Software Component if the Basic Software Function is associated with hardware functionality available on the specific electronic control unit, for example a temperature sensor that is used to measure the temperature of the coolant fluid of an internal combustion engine, or an output driver to control an actuator, like an injector valve.
- NV Block Software Component if the Basic Software Function provides services to persistently store data and read data from such a storage device.
- Service Proxy and Service Software Component if the Basic Software Function provides some types of common services, like diagnostic services.
- Complex Device Driver Software Component if the Basic Software Function provides complex sensor evaluation and actuator control with direct access to the microcontroller.

4The Environment Model should be transformed to an Environment Model on the Implementation Level. This could be supported by the EAST-ADL as an “extension to AUTOSAR” on this level of abstraction.
and/or complex microcontroller peripherals in order to satisfy specific functional and timing requirements.

A Logical Device Manager is transformed to a Sensor/Actuator Software Component.

A Hardware Function is not transformed to any element on the Implementation Level because the Virtual Function Bus View does not provide any corresponding element.

As sketched out in Figure 16, the Basic Software Function called “Sensor” is transformed to an ECU Abstraction Software Component called “Sensor” and the Logical Device Manager called “Sensor” is transformed to a Sensor Software Component called “Sensor”. The two Design Functions called “F1” and “F2” are [combined and] transformed to a Composition Software Component called “Application” – in other words, the Composition Software Component called “Application” realizes these two Design Functions. The Logical Device Manager called “Actuator” is transformed to an Actuator Software Component called “Actuator” and the Basic Software Function called “Actuator” is transformed to an ECU Abstraction Software Component called “Actuator”.

All components have the necessary required and provided ports and the specific ports are connected accordingly.

**Figure 16 - Transforming Design to Implementation Level - Structure**

**Bottom-Up Approach**

The AUTOSAR Virtual Function Bus View on the Implementation Level contains the elements, commonly called Software Components, which are subject to transformation, in particular the following elements which are specializations of the Software Component Type:
1. Composition Software Component
2. Application Software Component
3. ECU Abstraction Software Component
4. Service Software Component
5. NV Block Software Component
6. Complex Device Driver Software Component
7. Sensor/Actuator Software component
8. Parameter Software Component
9. Service Proxy Software Component

The software components two (2) to nine (9) are Atomic Software Components which means that they do not contain any further software components. In contrast, the first (1) software component, the Composition Software Component, is one that contains further Composition and/or Atomic Software Components. The Parameter Software Component (8) plays a specific role because its purpose is to provide only parameters, like calibration data, characteristic curves, etc.


As sketched out in Figure 16, the ECU Abstraction Software Component called “Sensor” is transformed to the Basic Software Function called “Sensor” and the Sensor/Actuator Software Component called “Sensor” is transformed to the Logical Device Manager called “Sensor”.

The Composition Software Component called “Application” is [split into two parts] and transformed to the two Design Functions called “F1” and “F2”. Please note that an alternative is to transform this Composition Software Component to one Design Function possibly called “Function” that has two required and one provided port.

The remaining Sensor/Actuator Software Component called “Actuator” and the ECU Abstraction Software Component called “Actuator” are transformed to the Logical Device Manager called “Actuator” and to the Basic Software Function called “Actuator”.

All components in the Functional Design Architecture have the necessary types of ports and the ports are connected with each other accordingly.
4.3.2 Temporal Elements

This section describes the transformation of temporal model elements (TADL2) between the Design Level and the Implementation Level, and vice versa. The assumption taken is that the structural elements of the models on the Design Level have been already transformed to the structural elements on the Implementation Level as described in the previous subsection.

The AUTOSAR Specification of Timing Extensions (TIMEX) and the TIMMO-2-USE Timing Augmented Description Language (TADL2) [7] follow the same notion with regard to events, event chains, and timing constraint. This fact ensures almost a straight forward and smooth transformation of events, event chains and timing constraints – commonly called timing information – between the Design and Implementation Level.

The relation between the types of events defined in TADL2 and AUTOSAR Specification of Timing Extension is shown in Table 6. The event types defined for the AUTOSAR VFB Timing View are shown because they are associated with the Virtual Function Bus View. As one can see there are no differences between the types of events, besides the different names. In both cases, the events reference the specific port at which the occurrence of the given event is observed.

<table>
<thead>
<tr>
<th>TADL2 Event Types</th>
<th>TIMEX Event Types for VFB Timing</th>
</tr>
</thead>
<tbody>
<tr>
<td>Event Function Flow Port</td>
<td>Timing Description Event Variable Data Prototype</td>
</tr>
<tr>
<td>- Input</td>
<td>- Variable Data Prototype Received</td>
</tr>
<tr>
<td>- Output</td>
<td>- Variable Data Prototype Sent</td>
</tr>
<tr>
<td>Event Function Client Server Port</td>
<td>Timing Description Event Operation</td>
</tr>
<tr>
<td>- Sent Request</td>
<td>- Operation Called</td>
</tr>
<tr>
<td>- Received Response</td>
<td>- Operation Call Response Received</td>
</tr>
<tr>
<td>- Received Request</td>
<td>- Operation Call Received</td>
</tr>
<tr>
<td>- Sent Response</td>
<td>- Operation Call Response Sent</td>
</tr>
<tr>
<td>External Event</td>
<td>External Timing Description Event for VFB: The attribute “isExternal” is set to “true” to indicate that the VFB event is an external event.</td>
</tr>
</tbody>
</table>

Table 6: Relation between TADL2 and AUTOSAR Event Types

The relation between the timing constraints defined in TADL2 and AUTOSAR Specification of Timing Extension is shown in Table 7. As one can see there are insignificant differences between the elements which ensure smooth transformation between the Design and Implementation Level.

<table>
<thead>
<tr>
<th>Events</th>
<th>TIMEX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Periodic Constraint</td>
<td>Period Event Triggering Constraint</td>
</tr>
<tr>
<td>Sporadic Constraint</td>
<td>Sporadic Event Triggering Constraint</td>
</tr>
<tr>
<td>Pattern Constraint</td>
<td>Concrete Pattern Event Triggering Constraint</td>
</tr>
<tr>
<td>Burst Constraint</td>
<td>Burst Pattern Event Triggering Constraint</td>
</tr>
<tr>
<td>Arbitrary Constraint</td>
<td>Arbitrary Event Triggering Constraint</td>
</tr>
</tbody>
</table>

Table 7: Relation between TADL2 and AUTOSAR Timing Constraints
<table>
<thead>
<tr>
<th>Event Chains</th>
<th>Delay Constraint</th>
<th>Offset Timing Constraint</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reaction Constraint</td>
<td>Latency Timing Constraint (Reaction)</td>
<td></td>
</tr>
<tr>
<td>Age Constraint</td>
<td>Latency Timing Constraint (Age)</td>
<td></td>
</tr>
<tr>
<td>Output Synchronization Constraint</td>
<td>Synchronization Timing Constraint (Response)</td>
<td></td>
</tr>
<tr>
<td>Input Synchronization Constraint</td>
<td>Synchronization Timing Constraint (Stimulus)</td>
<td></td>
</tr>
</tbody>
</table>

Table 7: Relation between TADL2 and AUTOSAR Timing Constraints. The first six rows list the timing constraints that are imposed on events, and the remaining rows list the timing constraints imposed on event chains.

More details about the relationship between TADL2 and AUTOSAR Specification of Timing Extension are given in the TIMMO-2-USE Deliverable D11 [7].

Figure 17 - Transforming Design to Implementation Level - Timing

**Top-Down Approach**

As depicted in the upper part of Figure 17, two observable locations – events pointing to the provided and required ports of the Basic Software Functions called “Sensor” and “Actuator” (marked by blue rectangles) – are specified on the Functional Design Architecture on the Design Level. The first observable location is the provided port of the Basic Software Function called “Sensor” and the second one is the required port of the Basic Software Function called “Actuator”. The corresponding observable locations in the AUTOSAR Virtual Function Bus View on the Implementation Level are shown in the lower part of Figure 17. The first location is the server port of the ECU Abstraction Function called “Sensor” and it corresponds to the provided port of the Basic Software Function called “Sensor” on the Design Level. The second observable location is the server port of
the ECU Abstraction Software Component called “Actuator” and corresponds to the required port of the Basic Software Function called “Actuator” on the Design Level.

The event chain specified on the Design Level and referencing the observable locations on this level of abstraction, in particular the provided and required ports of the two Basic Software Functions called “Sensor” and “actuator”, is transformed to the event chain on the Implementation Level. This event chain references the two observable locations on the Implementation Level.

The timing constraint imposed on the event chain on the Design Level is transformed, too, such that the same timing constraint is imposed on the event chain on the Implementation Level. It is likely the case that this timing constraint is a Latency Timing Constraint (Reaction) specifying that the response event shall occur in a time interval given by a minimum and maximum value after the stimulus event occurred.

Bottom-Up Approach

As depicted in the lower part of Figure 17, two observable locations – events pointing to server ports of the two ECU Abstraction Software Components called “Sensor” and “Actuator” and (marked by blue rectangles) – are specified in the Virtual Function Bus [Timing] View on the Implementation Level. The first observable location is the server port of the ECU Abstraction Software Component called “Sensor” and the second observable location is the server port of the ECU Abstraction Software Component called “Actuator”.

The corresponding observable locations in the Functional Design Architecture on the Design Level are shown in the upper part of Figure 17. The first location is the provided port of the Basic Software Function called “Sensor” and it corresponds to the provided port of the ECU Abstraction Software Component called “Sensor” on the Implementation Level. The second observable location is the required port of the Basic Software Function called “Actuator” and corresponds to the required port of the ECU Abstraction Software Component called “Actuator” on the Implementation Level.

The event chain specified on the Implementation Level and referencing the observable locations on this level of abstraction, in particular the server ports of the two ECU Abstraction Software Components called “Sensor” and “Actuator”, is transformed to the event chain on the Design Level. This event chain references the two observable locations on the Design Level.

The timing constraint imposed on the event chain on the Implementation Level is transformed, too, such that the same timing constraint is imposed on the event chain on the Design Level. It is likely the case that this timing constraint is a Reaction Constraint specifying that the response event shall occur in a time interval given by a lower and upper value after the stimulus event occurred.

4.4 Implementation (AUTOSAR) to Operational Level

Due to the fact that no models are defined on the Operational Level that can be annotated with timing information, there is no need to transform any timing information from the Implementation Level to the Operational Level.
This section describes the role of the environment – including environment model and environment function – with regard to transforming timing information between the various levels of abstraction.

The EAST-ADL Environment spans all levels of abstraction and in contrast to the System Model does not have abstraction levels, namely the Vehicle, Analysis, Design, Implementation and Operational Level. Indeed, it would be beneficial to support these levels of abstraction in the environment, too. One reason is that depending on the level of abstraction the environment model shall provide the necessary degree of detail. For example, on the Vehicle Level an environment model might be very rough and its purpose is only to model the intentional dependencies between the system to be developed and its environment. On the Implementation Level the environment model might be very accurate and contains differential equations which model all relevant physical laws – in other words it is very detailed.

As shown in Figure 18, the element Environment is used to specify the Environment Models for the four abstraction levels Vehicle,

![Figure 18 - The Environment Model - Structure](image)

As a matter of fact, the EAST-ADL enables one to create environment models for every of the five levels of abstraction.
Analysis, Design and Implementation Level. The Environment for each level of abstraction contains a function prototype playing the role of the Environment Model. The particular functions have provided and required Function Ports. A provided port indicates that a physical quantity of the environment is monitored (sensor) by the system and a required port indicates that a physical quantity of the environment is impacted (actuator) by the system. Since an Environment Model has Function Ports which represent potential observable locations, they can be referenced by events. The important point is that the provided and required ports of all environment models in the environment are representing the same observable location independent from the level of abstraction – these ports represent the boundary of the system to its environment and as such are the same across all level of abstraction.

On the Vehicle Level it would be sufficient to specify an Environment Model with provided and required ports that only specifies which physical quantities are important and associated with a given vehicle feature. For example, the vehicle feature “Deceleration”, a.k.a. “Braking” (called the “Ultimate Feature” in the mentioned picture), interacts with the environment by getting information about how strong the vehicle’s motion shall be decelerated and the feature is supposed to decelerate the vehicle’s motion.

The provided and required ports of the Environment Model on the Analysis Level are connected with the corresponding required and provided ports of the Functional Devices modeled in the Functional Analysis Architecture. The environment model on this level of abstraction can be associated with first rough plant models that specify the behavior of the plant to be monitored and controlled.

On the Design Level the Environment Model has also provided and required ports that are connected to the corresponding required and provided ports of the Hardware Function modeled in the Functional Design Architecture. The environment model on this level of abstraction is more detailed and precise/accurate than on the Analysis Level.

Last but not least, the provided and required ports of the Environment Model on the Implementation Level are connected with the HW Pins/Ports of the Hardware Elements modeled in the AUTOSAR ECU Resource Descriptions. The environment model on this level of abstraction is again more detailed and precise/accurate than on the Design Level.

Since each environment model has ports, observable locations can be identified on each level of abstraction. As shown in Figure 19 the provided port of the environment model (on the left hand side in the picture) on the Vehicle Level is one observable location and the other observable location is the required port of the environment (on the right hand side in the picture) on the same level of abstraction.

---

5 The Operational Level intentionally is excluded in the following discussion.
An event chain is specified which references the events defined for these two observable locations and a time constraint is imposed on this event chain. For example, in case of the braking feature the timing constraint requires that when the driver changes the position of the brake pedal (stimulus event) the vehicle’s motion shall be decelerated accordingly (response event) not later than a specified maximum time.

The environment model along with the observable locations on the Vehicle Level can be transformed to an environment model on the Analysis Level and the environment model has a provided and required port which represent the same observable locations as on the Vehicle Level. In addition, the ports of the environment model on the Analysis Level are connected with the corresponding ports of the Functional Devices in the Functional Analysis Architecture. Since the connector between the Environment Model and the specific Functional Device is nearly free of any latency respectively delay the events on this level of abstraction may also reference the ports of the Functional Devices instead. And this is true for the other levels as well. As shown in Figure 19 on the event chain specified on the Vehicle Level is transformed to the Analysis Level. The resulting event chain references the events that reference the provided port of the environment (on the left hand side in the picture) on the Analysis Level and the required port of the environment model (on the right hand side). The timing constraint imposed on the event chain on the
Vehicle Level is transformed to a timing constraint that is imposed on the event chain on the Analysis Level.

The approach described in the previous paragraphs are followed for transforming the environment models and timing information between the next levels.
5 Integration of the results of WP2 and WP3 into the methodology

In order to integrate the results of the other technical work packages into the TIMMO-2-USE methodology, the concepts of “TADL guides” and “Tool mentors” were developed in joint effort with work packages 2 and 3.

TADL guides explain the usage of TADL2 concept during the different methodology tasks, whereas Tool mentors link to tools and algorithms that are relevant for the completion of the task at hand.

5.1 TADL2 guides

A TADL guide describes which language elements can be used in a specific task of the TIMMO-2-USE methodology to describe timing information. TADL guides, therefore, represent a link between the technical results of the work packages 2 (Language) and 4 (Methodology).

Figure 20 - Structure of TADL guides

Figure 20 shows the overall structure of the TADL guides. Basically, each TADL guide can be interpreted either as timing property or as timing requirement depending on the role it is referenced in. Then, there is the actual description of the TADL2 language concept. Examples for TADL guides that were created are:

- Execution time (Worst-case, Best-case, Simulated, Measured)
- End-to-end Latency
- Sampling Rates
- Time Budget
- Response Time
- Communication Delay
• Slack
• Repetition pattern
• Synchronization

Each TADL guide references the TADL elements, i.e. classes of the TADL2 meta-model, that are necessary to use the TADL guide. Examples are events, event chains, etc.

In order to maximize the usefulness of the TADL guide, the guide for the same TADL2 concept is instantiated for each abstraction level it is applicable for. Additionally, each TADL guide is completed with context specific model elements, like the list of relevant EAST-ADL and AUTOSAR events, and a context specific example.

The concrete TADL guides are not included in this deliverable. They can be found in the EPF version of the TIMMO-2-USE methodology.

5.2 Tool mentors

A Tool mentor describes which algorithm or tool can be used in a specific task of the TIMMO-2-USE methodology to solve a specific timing-related problem at hand. Tool mentors, therefore, represent a link between the technical results of the work packages 3 (Tools & Algorithms) and 4 (Methodology). Tool mentors give precise hints on the possibilities to apply tools and algorithms to solve specific problems depending on the context. Therefore, for each considered tool or algorithm, different Tool mentors for each relevant combination of abstraction level and methodology task were created.

All tool mentors for the tools and algorithms developed in the TIMMO-2-USE project were created using the following template:

1. Abstraction level: Abstraction level the Tool mentor can be applied to. If a tool algorithm can be applied on various abstraction levels a separate Tool mentor was created for each abstraction level
2. Use Cases: Main use cases of TIMMO-2-USE for that the Tool mentor can be applied.
3. Covered aspect: Kind of timing information that is delivered by the tool algorithm, like for instance worst-case execution time (WCET)
4. Algorithm: Detail on the underlying formalism and technique
5. Inputs: Details on the required input data like, for instance, source code, binary code, etc.
6. Particular constraints on inputs
7. Preparation of input: Explanation of ways on “How to get the data ready for applying the algorithm”.
8. Invocation of the algorithm: Hints on how to use the tool
9. Outputs: Kind and quality of results delivered by the tool / algorithm
10. Visualization of results: Information on how the output can be assessed, e.g. textual report, graphical visualization, etc.
The concrete Tool mentors are not included in this deliverable. They can be found in the EPF version of the TIMMO-2-USE methodology or in D12.
6 Application of the Generic Methodology Pattern to Use Cases

In this section the application of the GMP to the covered main use cases, identified within the TIMMO-2-USE project, is conducted. For each main use case a different instance of the GMP was created, giving details on all timing related activities. The different use cases are additionally modelled with SPEM (Software Process Engineering Metamodel) using EPF (Eclipse Process Framework). This version can be found under [4].

6.1 Integrate reusable component

Problem statement

In the context of the automotive industry, an OEM offers a range of vehicles marketed in different classes which provide different extents of functionalities related to safety, comfort, or similar criteria. Caused by marketing tendencies and proceedings in technology, vehicles are being enriched by new functionalities either newly invented or taken over from higher class vehicles. In that case new functionalities are integrated step-wise into an existing system during the development phase. Similar integration problems arise when a new platform generation is being developed and functions are moved from one ECU to another.

Usually, new functionalities cannot be introduced independently of the existing system’s functionalities due to interference with the existing system’s ECU resources and communication network.

Changing a system’s architecture necessarily changes its behavior with respect to timing. For instance, end-to-end latencies might increase due to additional preemptions of tasks or arbitration of bus messages.

This use case addresses the challenges which arise during the process of integration.

Overview

In the following, the focus will be on the Design phase but similar considerations apply to the Implementation phase, i.e the workflow tasks are basically the same.

The integration may cover one or more ECUs including their communication paths. We assume that one or several target ECUs onto which the design function in question shall be integrated has been selected. The actual ECU selection process is not covered by this use case. However, there are several aspects that must be considered when choosing the target ECU(s), like for instance the targeted functional domain (e.g. body controller), the physical location (e.g. near front wheels), or the availability of input signals (e.g. sensor signals, buses), etc.

The investigations on the use case “Integrate Re-usable Component” assume that the software system executed on the target ECU(s), which the design function is to be integrated into, was developed according to the Generic Methodology Pattern (see Section 3). This
means, that the model contains all components necessary for fulfilling the system's functionality, and all timing properties of the components are known and described.

The use case considers two integration scenarios:

**A) Adding a legacy design function:**

Here it is assumed that the legacy design contains TADL2 compliant timing information.

**B) Developing and adding a new design function:**

For scenario B, there are two approaches are distinguished:

**B1) Developing the new design function stand-alone without taking into account interactions with the target system.** In this case a separate model is created for the new design function including timing information. In a second step this new model is merged into the existing one as in scenario A.

**B2) Developing the new design function directly into the existing model explicitly taking into account interactions with the target system.**

Approach B1 includes the development of a new functionality from scratch. It handles timing information according to the GMP resulting in a stand-alone solution. This stand-alone solution would then have to be integrated into the existing solution which is identical to scenario A.

In the remainder of this section, the scenarios A and B1 are discussed. The focus lies, thus, on the integration of one EAST-ADL model into another, both models already containing timing information.

The further discussions refer to the Design phase. They can also be applied to the Implementation phase. During the Vehicle and Analysis phases, models consist of pure functional components where end-to-end delays are composed by chaining budget segments of the components, and resources are considered to be infinite. Consequently, integration effects cannot be investigated during those phases. In contrast, during the Design phase components are declared to be realized in hardware or software resulting in a Hardware Design Architecture (HDA) and a Functional Design Architecture (FDA). On this level, and on the lower Implementation level, the integration aspect can be investigated, i.e. the interference of components due to competition for common resources.

Mapping to Generic Methodology Pattern

Figure 21 illustrates the integration process, and how it maps to the GMP presented in Section 3.

In the following paragraphs, the existing system which the design function is integrated into is referenced with the suffix _EXIST (e.g. Solution_EXIST) while the design function to be integrated is referenced with the suffix _INTEG (e.g. Solution_INTEG). The final system including both solutions is referenced with the suffix _BOTH (e.g. Solution_BOTH).
Create Solution

- Merge Solution_INTEG into Solution_EXIST considering usage of common resources

Attach Timing Requirements to Solution

- Attach Timing Requirements to Solution_BOTH

Create Timing Model

- Update Solution_INTEG’s timing properties in the presence of Solution_EXIST
- Update Solution_EXIST’s timing properties in the presence of Solution_INTEG

Analyze Timing Model

- Analyze Solution_BOTH

Verify Solution against Timing Requirements

- Check fulfillment of Solution_INTEG’s timing requirements
- Check fulfillment of Solution_EXIST’s timing requirements

Specify and Validate Timing Requirements

- Specify and Validate Timing Requirements for Solution_BOTH

Figure 21 - Generic methodology applied on integration of a reusable component.
Create Solution

When performing the task Create Solution, the components of Solution_EXIST and Solution_INTEG have to be brought together to become Solution_BOTH. From the functional perspective, the solutions still may co-exist in the resulting model as long as no functional synergy is detected. This also implies that both solution topologies including inter-component communication may remain unchanged. However, it will often be a design goal to search for synergies in order to provide cost-efficient solutions. Therefore, reuse of input/output ports and network messages is advised, e.g. in case both solutions use the same sensor signal, or a required signal is already available on another ECU.

Attach Timing Requirements to Solution

It is assumed that the resulting Solution_BOTH will contain the same events like the previous Solution_EXIST and Solution_INTEG, so that all timing requirements applied on the previous solutions persist in Solution_BOTH. If functional synergy is exploited in Solution_BOTH, then some requirements will refer to common event chain segments indicating timing dependencies.

Create Timing Model

At first, a timing model is created for Solution_BOTH as described in the GMP. Large parts of this timing model may be adopted from the previous solutions without modification. As described above, some parts of the previous timing models may overlap, if functional synergy is exploited, i.e. two events from the previous solutions are merged into one and the resulting event chains have common segments. If for example, a sensor signal is reused as a common resource in Solution_BOTH, then the segments of a timing event chain have to be adapted, but the requirement for the end-to-end latency is the same.

The following two subtasks are described in more detail:

1) Update _INTEG’s timing properties,
2) Update _EXIST’s timing properties.

The focus in subtask 1 is on updating the timing properties of Solution_INTEG, like WCET of functions. This is necessary, since usually the target system already accommodating Solution_EXIST is different from the system which Solution_INTEG was developed on. There might be different ways of updating the timing properties. For instance, for worst-case execution times the following approaches are possible:

- Transforming Solution_INTEG’s timing properties from the old to the new hardware/software design architecture.
  
  One possible method here is extrapolation, i.e. given an old timing property value the new value is computed by applying an extrapolation formula. The simplest case is linear extrapolation. For example, if the processor clock rate changes, then the new WCET may be estimated as $\text{WCET}_{\text{new}}$...
\[ \text{WCET}_{\text{old}} = \frac{\text{Clock}_{\text{old}} \times \text{Clock}_{\text{new}}}{\text{Clock}_{\text{old}}} \]

where Clock is the number of processor cycles per second. For this simple formula it is assumed that the number of processor cycles for reading and writing memory remains the same. Note, that extrapolation is a kind of estimation, so it may be necessary to add a safety margin to the new WCET and to classify it accordingly. One advantage is that extrapolation can be supported by tools.

- Measuring execution times of Solution\_INTEG’s components on the new target – this follows a bottom-up approach and requires the availability of the target processor and the possibility of easily porting Solution\_INTEG on the target processor before integration.

- Complete re-computation of the WCET by static analysis of the new function in the environment of Solution\_BOTH. This also requires detailed knowledge about the implementation on the new target.

The methodology does give advice on how to update the necessary timing properties; this is subject to specific characteristics of a particular project.

Subtask 2 deals with updating the timing properties of Solution\_EXIST. These timing properties might change in the presence of the integrated design function. Examples of timing properties subject to change are:

- WCET (e.g. due to caching effects, pipelining, etc.)
- Scheduling parameters (e.g. priorities, periods, runnable order, etc.).
- Arbitration of network messages.

**Analyze Timing Model**

In the task *Analyze Timing Model*, the Solution\_BOTH model is analyzed by means of, for instance, simulation and/or static analysis. This will result in timing property values and metrics relevant for judging the timing behavior of Solution\_BOTH.

In particular, it is necessary to also re-analyze the timing behavior of components originating from Solution\_EXIST, because after integration some of their timing property values may have changed. For instance, response times (WCRT) may increase due to inter-component interference from added components (see Figure 22).
Figure 22 illustrates possible effects due to integration. Both Solution_EXIST and Solution_INTEG have functions which are activated with 10ms period. Fct_10ms_INTEG has been mapped into the same 10ms task which contains Fct_10ms_EXIST. Certain considerations led to the design decision that Fct_10ms_INTEG shall be placed at the beginning of the task. Of course, this leads to an increased response time of the 10ms task (and all lower-priority tasks) compared to before the integration. Also the response time of function Fct_10ms_EXIST will increase in the depicted scenario.

Verify Solution against Timing Requirements

The task Verify Solution against Timing Properties compares the analysis results for Solution_BOTH with the requirements.

Besides verifying the timing requirements of the integrated Solution_INTEG also the timing requirements of the original system Solution_EXIST, which is now a part of Solution_BOTH, has to be re-verified.

Specify and Validate Timing Requirements

The scope of the task Specify and Validate Timing Requirements is to identify timing requirements for the next lower level of abstraction. These timing requirements refer to event chain segments in the timing model of Solution_BOTH. The time budgets for each segment must not exceed the specified total budget for the overall event chain. They have to be transformed into requirements for the lower abstraction layer in the next step.

The activities to be done in the task Specify Timing Requirements are not specific to this use case. Therefore, this task is not described here in more detail.
Remark

If the reusable component (Solution_EXIST) was already applied in other types of vehicles as described in the beginning, then it is likely that not only a Design-level solution exists, but also an Implementation-level solution, which has to be ported to the new platform.

On the Implementation Level similar tasks have to be performed as described for the Design Level, i.e. an existing AUTOSAR Solution_EXIST has to be integrated into an AUTOSAR Solution_INTEG. Additional complexity results from the re-use of common software components, e.g. for basic software services. Again, the timing properties of both solution parts will persist, but their values may change and must be verified or validated against the original requirements.
6.2 Specify timing budgets

Problem statement

A driver generally has certain expectations on the reactivity of the vehicle he is driving. For example, it would not be acceptable to wait for 5 seconds for the doors to unlock after he has pressed the key. A more acceptable time limit would be 1 second. The main characteristic of this example is that the time limit refers to a stimulus from and to a response to the environment of the system. Such time limits, hereafter called end-to-end delays (or requirements), are specified based on a user’s perception with respect to certain functionality.

In a design, the data and control flow paths between a stimulus and a response generally go through several components. Each path delimited by a stimulus and a response that relate to the environment are called end-to-end event chains. The components in the end-to-end event chain are to be implemented by different suppliers or in-house development teams. It therefore has to be clear for each such supplier or team exactly how big portion of the total end-to-end delay is available for the component that they implement.

A similar situation occurs when a control algorithm needs to impose a maximum age on its sensor input data. In that case, an event chain is defined from sensor to the input of the control function. This type of time budgeting and the one mentioned previously are handled in a similar way methodologically, but requires a different use of TADL notation due to the need of a slightly different semantics (reaction vs. age). The following description will not make a clear distinction between these two types of time budgeting.

Following from the above, time budgeting is about dividing an overall end-to-end delay into smaller segments, in order to specify how big portion of the total end-to-end delay is available for the component (or subcomponent) in the path between stimulus and response may take.

Overview

An end-to-end delay generally originates from either an explicit or implicit user requirement or expectation, or from control performance needs. Other sources of end-to-end delays are legislation, standards or legacy. The methodology described here focuses on how to distribute such an end-to-end latency over the components and subcomponents in the end-to-end event chain.

At the same time with this top-down segmentation of the end-to-end delay, another part of the development project starts with defining hardware, software platforms and other low level details. Legacy functions are also already being introduced. All this means that there is already early in the development process detailed information about the final solution that could be useful when assigning time budgets. Thus, it is beneficial to also introduce a bottom-up flow of timing information for the purpose of time budgeting. This will reduce the number of design iterations. A major issue is how to handle this mix of bottom-up and top-down information. Figure 23 illustrates the main idea of time budgeting.
For example, on vehicle level, a requirement may postulate that “The doors shall be unlocked not later than 1 second after a valid transponder key has been recognized”. This requirement specifies the end-to-end delay that is to be segmented over the end-to-end event chain on the various abstraction levels.

Since the operational level is the lowest abstraction level, time budgeting is not performed at this level. It only serves to feed the bottom-up flow with measured execution data, and to verify that no task execution times in the final implementation exceed the time budgets specified on implementation level.

Figure 23 - The principles of time budgeting

The time budgeting process contains, in addition to the above, clear elements of negotiation between OEMs and suppliers, as well as exchanging timing models between the different parties. For this reason, it is heavily encouraged to combine the time budgeting process with the processes proposed in the use cases Negotiate time budgets and Exchange models.

Definitions

Before describing the time budgeting methodology, we need to clarify the concepts of time budget influencing property, slack and margin.

A time budget influencing property is a property that has the potential to influence the response time of a certain end-to-end event chain, and thereby also the required time budget. The following properties with this potential have been identified:

- Worst-case execution time (WCET)
- Response time
- Communication delay
- Interference time
- Task period

Slack is a portion of an end-to-end delay that is not allocated to any budget segment. Thus, there is only one slack per end-to-end delay. Slack is generally not communicated to suppliers, but rather serves as a reserve for interference from other not yet implemented functionality.

Margin is a part of a budget segment that is excess to the response time of the corresponding component. There is thus at most one
margin per segment. Since margin is part of a budget segment, it is (at least implicitly) communicated to suppliers.

Mapping to generic methodology

Figure 24 presents the time budgeting process, and how it maps to the GMP presented in Section 3. The *Create timing model* and the *Analyze timing model* tasks have been split into several subtasks each in order to illustrate the activities to be performed in these tasks in more detail. Moreover, the other GMP tasks have been renamed to better reflect their purposes in the context of this use case. The following paragraphs will describe the figure in more detail.

Refine, Introduce and Validate time budgets

This task translates the time budgets from the immediately higher abstraction level into a textual equivalent on the current abstraction level with an imagined or anticipated solution (or at least main characteristics thereof) in mind. Such textual budget requirement are usually of the form “The Controller shall not take longer time than 50ms from receiving an input to producing an output”. The Controller is in this case a known entity from the higher abstraction level, and it is assumed that it will be refined into a distinct set of functions/components at this abstraction level.

Create solution

The solution is created as specified in the generic methodology. It should however be emphasized that this solution shall be created while taking the textual time budget requirements into account. This means, for instance, that if the time budget over a series of components is very tight, it may not be appropriate to allocate the components on different ECUs scattered across the vehicle, so that a large portion of the available budget is wasted on communication. Measures must be taken to maximize the probability that the solution meets the time budget requirements. In order to make sound decisions about the distribution of components based on time budgets also information about the amount of interference is needed. This information can, for instance, be derived bottom-up from existing parts of the solution.
Figure 24 - The time budgeting methodology
Attach time budget to solution

In this task, the textual time budgets are formalized based on the solution. In other words, the textual requirements are translated into TADL2 elements, which are attached and linked to the solution. This task hence models (formalizes) the boundaries in which the subsequent time budgeting process must stay.

Create timing model

The GMP task Create timing model is divided into three tasks with respect to time budgeting:

- Identify needed time budget segments
- Identify needed time budget influencing properties
- Annotate time budget influencing properties with known or assigned values

The task *Identify needed time budget segments* refines the time budgets from the higher abstraction level with respect to the more detailed solution structure that has been developed at this abstraction level, and with respect to the distribution of components to suppliers if applicable. Note that the task only identifies which refinements (segments) would be necessary for passing on as budget requirements to the next abstraction level. It does not make any estimations on exact numbers, i.e. exactly how long budget should be assigned to a certain segment.

An extreme case would be to create a segment for each function/component that is in the scope of a certain time budget. However, in the case that several suppliers are involved in implementing two or more consecutive functions/components, such an approach might be too restrictive and impose unnecessary constraints. It is sufficient to provide one overall time budget for all consecutive components in the time budget event chain. If such an approach is not compliant with respect to another time budget requirement, the approach cannot be applied. Figure 25 illustrates this approach with an example.

![Figure 25 - Example of a budget segment identification strategy](image)

The example in Figure 25 contains three functions. Function A is to be implemented by supplier 1, and functions B and C by supplier 2. The chain of these three functions has a time budget of 100ms. This overall budget will by this task be divided into two segments, one for each supplier. The time bounds in these segments are still unknown,
as indicated by the variables X and Y (see Symbolic time expressions).

The task Identify needed time budget influencing properties is the first step towards acquiring the necessary information for completing the identified time budget segments with concrete values. The task tries to answer the question of what background information is needed and relevant for assigning concrete values to a certain segment. However, the task does not fill these properties with concrete values.

In the task Annotate time budget influencing properties with known or assigned values, the time budget influencing properties identified previously are completed with time values when possible. This activity falls into one of three categories:

1. The information can be retrieved from a lower abstraction level
2. The property is already known from another context
3. The property is something that we impose on the system

The first category reuses information that has already been derived for the parts of the solution that has already been developed bottom-up at a lower abstraction level. The lower-level properties cannot directly be copied to the current abstraction level, since the solution structure looks different and has less detail. The events on the lower abstraction level therefore have to be mapped to events on the current abstraction level. Once this is done, the delay constraint itself can be copied and contain the same information as it did on the lower abstraction level, with the difference that it is associated with the current-level events.

The second category tries to find information from an external source, for example another project where the same function has been used. Other timing properties of the system do not follow from higher abstraction levels or can be found by a particular analysis method, but they are rather design decisions. In the third category, the developer may assign timing properties, based on his experience, in such a way that he believes that the system will perform timely. Previously known properties, belonging to categories 1 and 2, must be considered. The assigned time budget influencing properties will be verified in a separate task and possibly be revised in a later iteration.

Analyze timing model

The GMP task Analyze timing model is divided into two tasks with respect to time budgeting:

- Estimate values for time budget influencing properties
- Propose values for time budget segments

The task Estimate values for time budget influencing properties fills the remaining blanks (or rather unbound variables in symbolic expressions) with concrete values. There are at least two different strategies on how to do this:

1. Analyze the solution, its requirements and time budget influencing properties
2. Extrapolate values based on rapid prototyping/sneak-peak on lower abstraction levels.
The first strategy analyses the solution and its requirements for time budget properties that are a direct implication of the solution and the requirements at the current abstraction level. Typical techniques for obtaining such properties are formal analysis and simulation. At operational level, the task performs measurements on a physical running system, which a higher abstraction level may transform and apply to its models in the task Annotate time budget influencing properties with known or assigned values of that abstraction level.

The second strategy addresses a problem that occurs in particular at high abstraction levels. The information needed for finding the sought time budget properties is not present at that level, and it is not found among the transformed properties. It is thus not feasible to apply strategy 1. In such cases, it might be necessary to conduct rapid prototyping to quickly obtain a temporary extrapolation of the system models that will be developed in later development phases at lower abstraction levels. The analysis is then performed on these lower-level temporary models in the same way as suggested in strategy 1. The result is then transformed back to the model at the original abstraction level and the temporary models are discarded. Naturally, such an approach will not give 100% accurate results, but will still give a hint on which values are reasonable. In order to make this strategy feasible and efficient, it is important that all steps, including the extrapolation, are automatic.

The task Propose values for time budget segments fills in the values of the time budget segments identified previously. This has to be done considering the acquired time budget influencing properties, in particular the response times. In general, it is desirable to add a slight margin to the budget segment compared to the estimated and analyzed response times in order to provide for more relaxed implementation. However, it could even be the case that the resulting time budget for a certain component is smaller than a WCET property over the same component that was transformed from a lower abstraction level. In such cases, the lower-level solution needs to be reworked to comply with the (new) time budget.

When making a time budget, not only the current solution (regardless of abstraction level) needs to be considered, but also the influence of future functionality. Future functionality refers to both functionality that is planned but not yet implemented, and to still unknown functionality that potentially is to be included in future generations of the system. The task Propose values for time budget segments therefore also needs to compare the solution and its time budget properties with the product plan to identify which functionality is still to be added to the system, and also make an assessment of the influence of unknown functionality. Based on this information, the developer needs to assess how much the still missing functionality affects the end-to-end event chain currently under investigation. This will eventually lead to introducing slack in the final time budget. Typical properties that are affected are communication delay (increased congestion) and task execution periods (increased competition for computation power), which both lead to a longer end-to-end delay.

The task Verify & validate time budget compares the time budget proposal with the initial requirements. The main criterion to be...
checked is that the sum of the segments, including slack, does not exceed the end-to-end delay requirement.

The task *Specify & validate time budget* makes a final revision of the time budget proposal and documents this as a requirement for the next phase. It should be noted that slack is **not** part of the requirements that are handed over to the next phase/abstraction level, whereas margins are included as part of the budget segment and thus **is** part of the requirement.

**Application of symbolic time expressions for time budgeting**

In some tasks of the time budgeting process, most notably related to *Create timing model* and *Analyze timing model*, timing properties that are inherent in the solution and input requirements are obtained, whereas others appeal to a big extent to the subjective judgment and experience of the developer. Symbolic time expressions can be a powerful tool to capture the relation between properties and help navigating through the design space.

The concept will be illustrated on the example shown in Figure 26. The figure shows an end-to-end delay of 1 second, which shall be distributed over five components and communication links (A-E). The delays of components A, B and D are assumed to be either transformed, determined or extrapolated WCETs with values 200ms, 50ms and 100ms respectively. Each component has further been assigned a margin, \( \mu_X \), where X is the name of the component. Margins of 10ms and 20ms have been added to the WCETs of components A and D respectively, to create some additional space in the resulting budget segments. This was, in this example, not found necessary for the other components. These values cannot be further elaborated unless the solution or input requirements are changed. A slack, \( \sigma \), has moreover been introduced. For the sake of the example, the slack is assigned 100ms.

![Figure 26 - Time budgeting example using symbolic time expressions](image)

The only remaining unknowns are the WCETs of components C and E. These values are to be filled in based on the developer’s experience. The main idea behind the approach suggested here is to evenly distribute the remainder of the end-to-end delay on the components with unknown delay based on a weight. The weight shall reflect the relative need for a long time budget. By inspecting the behavioral models and other descriptions of the components, the developer will get a feeling for how long time the component would need to perform its task. In the example of Figure 26, component C is expected to need 50% longer execution time than component E. This leads to the following equations:
200 + 10 + 50 + 3x + 100 + 20 + 2x + 100 = 1000
\[ x = 104 \]
This gives a budget of 312ms for component C and 208ms for component E.

This approach can also be extended to include the slack and margins. As a second example, we could assign 0.1x and 0.2x as the margins of components A and D respectively, and x as slack. This leads to the following equations:

\[
200 + 0.1x + 50 + 3x + 100 + 0.2x + 2x + x = 1000
\]
\[ x = 103 \]
Thus, \( \mu_A = 10.3, \mu_D = 20.6, \sigma = 103 \), and the budgets of components C and E are assigned to 309ms and 206ms respectively.

The main advantage of using the symbolic time expression capability of TADL instead of a pure equation solver is that the developer’s underlying thoughts and intentions are saved in the model, and thus can be elaborated by tools.
6.3 Specify synchronization timing constraints

Problem statement

A vehicle offers many different features to the driver, such as braking, steering etc. Today, these features are typically implemented using both mechanical and electronic components. The fact that the electronic system of the vehicle is integrated with different mechanical solutions implies that the vehicle electronic system inherently contains a certain degree of parallelism. That is, the system needs to monitor and control several simultaneous sources of input and output. Quite often it is also the case that the input or output needs to be synchronized in order to provide a notion of simultaneity. For example, when braking, it is crucial that the brake forces that are applied at each wheel also are applied at the same time. A correct behavior is governed by the introduction of synchronization constraints during the vehicle design. Thus, this use case deals with the formulation of synchronization constraints and how they are refined during the design.

This use case only addresses the problem of synchronization of events, regardless the order in which they occur.

Overview

According to the timing constraint logic of TADL, the synchronization constrain is specified as follows: given a set of events and given an occurrence of any event in this set, then all the other events of the set must occur at least once within a certain temporal window. Such a temporal window is called tolerance.

Since the synchronization constraint deals with time delay between event occurrences, at a first glance it may look similar to the use case “Specify Time Budgets”. However, the main difference relies on the concept of generic sets of events versus the concept of event chain used by the “Specify Time Budget” use case. An event chain is a particular set of two events composed by a stimulus and a response. A generic set of events is composed by any number of events, for which their nature of stimulus/response is not necessarily characterized. This implies that while the two events of the event chain are ordered with respect to time (the response occurs after the stimulus), a generic set of events can be composed by an arbitrary number of events for which is not defined an order relationship. Moreover, the events of a generic set of events may not have a characterization in terms of stimulus/response.

To give more insights about this constraint, we go through some examples. For instance, consider the adaptive cruise control system in a passenger car. An adaptive cruise control system takes the decision of the torque that must be applied to each wheel based on the information on the current vehicle speed and on the current distance to the vehicle in front. To compute the correct torque value, the controller requires the received information at least to represent the environment at the same time instant. This means that the events “pick the current vehicle speed” and “pick the distance to the front vehicle” must occur at the same time. It is then required synchronization between these two. To compute the correct torque
value, it is also required that the information picked by the sensors arrives to the controller within a certain time delay. Such an additional requirement can be accommodated by using the “Specify Time Budget” use case considering for example the events "pick the current vehicle speed" and "the information is available at the controller input" as an event chain (note that such events represent a stimulus and a response). Finally, to design a correct braking system, we also want the four wheels to stop at the same time when a braking action is performed. Hence, the set composed by the four events “stop wheel” related to each wheel must be also synchronized.

From this example several interesting properties arise that allows us to give a comprehensive understanding of the synchronization constraint in a more general framework. In the example, we need first a synchronization constraint over the set of the two events “pick the current vehicle speed” and “pick the distance to the front vehicle”: despite this set has dimension two, it does not represent an event chain being the events two stimuli. Second, we need a synchronization constraint over the set of the four events “stop wheel” associated to the four wheels of the car: such a set of events has dimension four, and all the events can be classified as responses. Finally, for both the aforementioned sets of events is not important the order in which the elements of each set occur. In summary, according to the TADL description of this use case, synchronizing the events corresponds to impose a tolerance on each set of event.

The full function of the adaptive cruise control at the presented level of abstraction is realized by combining two synchronization constraints together with an end-to-end delay constraint, that represent the maximum time allowed between the brake pedal pressure occurrence and the car stop occurrence. However, in both the defined generic sets of events no ordering is required, while in the end-to-end delay constraint an ordering is implicitly defined through the stimulus and the response of the event chain. We remark that is not difficult to think about functions that may require a certain order of several events occurrences in addition to some synchronization constraints. In such cases, the synchronization constraint must be used in combination with some ordering constraint.

According to the EAST-ADL development phases, such generic sets of events may become richer, or new generic sets of events that must be synchronized may appear. For instance, consider the braking system of a passenger car as example, and consider the following feature provided at the Vehicle Level stated as: "stop the car within 500ms after a brake pedal pressure occurrence has been detected". In this statement it is easy to locate two events that are one stimulus and one response (“brake pedal pressure occurrence" and “stop the car"), and an end-to-end time delay constraint (“500 ms”) that can be accommodated with the “Specify Time Budget Constraint” use case.
Let us consider the same use-case at the Analysis level. Such a feature can be stated as: "Stop simultaneously the four wheels within 500 ms after a brake pedal pressure occurrence has been detected". The difference of the statements at the Vehicle Level and at the Analysis Level relies on the number of events that must be taken into account. In the first case, as the events are defined, it is possible to locate a stimulus and a response that occur in series, while in the second statement the events "The wheel X has stopped", where X is front-left, front-right, rear-left and rear-right, are four responses that we want to occur at the same time, disregarding the order in which they occur. Hence, it is possible to specify a synchronization constraint over such a set, by setting the tolerance equal to zero as specified by the requirement "simultaneously". The example shows how moving from the Vehicle Level to the Analysis level a new set of events that require synchronization has been detected. Nevertheless, there can also be cases in which a set of events for which a synchronization constraint has been defined, may increase its dimension when moving along the abstraction levels. In this case it is enough to include the new events in the generic set and apply the tolerance on the new set.

**Mapping to generic methodology pattern**

Figure 27 - Refinement and identification of new sets of events. At the abstraction level \( n \) the set \( S_1 \) is composed by two events. After a refinement of the solution at the abstraction level \( n-1 \), the set \( S_1 \) is composed by three events, and a new set of events (\( S_2 \)) that must be synchronized is identified.

Figure 2 presents the generic process for formulating and decomposing synchronization constraints including the mapping to the generic methodology. We remark that going through the levels of abstraction, it is still possible to formulate new synchronization constraints also at the lower levels if needed by the selected solution. Moreover, existing synchronization constraints can also be refined. The tasks will be described in more detail in the following paragraphs.
Refine, introduce and validate synchronization requirements

This task transforms the timing requirements imported from the higher abstraction level to be understood at the current abstraction level. Once a set of timing requirements is obtained, verified and validated at an upper abstraction level, this task refines such time requirements to be attached to the current abstraction level solution. Moreover, this task should perform a validation activity to make sure that the formulated requirements indeed express the intended meaning.

In the case of synchronization, this task refines the synchronization requirements imported from the upper abstraction level so that they can be attached at the current abstraction level solution.

Create solution

As for any function we wish to implement, the Create solution task generates a solution that satisfies all the non-timing related requirements, such as functional requirements, safety requirements, etc. A solution is picked in the space of all possible solutions that implement the desired function.

Once such a solution has been designed, its time properties must be derived and time requirements must be attached.

Refine sets of events

This task maps the refined synchronization requirements to the current solution. For instance, it refines the existing timing model by adding or subtracting events to the existing generic sets of events for
which a synchronization constraint is required. The refinement of such sets of events depends on the particular solution created by the task Create solution. The required tolerance imported from the higher abstraction layer and initially attached to a given set of events, is now attached to the correspondent refined set of events.

Identify new sets of events

When a solution is created it can happen that new events are defined and they need synchronization to correctly implement a required function. Given the current solution, this task identifies if there are new sets of events that must be synchronized. Furthermore, this task imports the timing properties offered by the lower abstraction level, merging them together with the timing requirements in a unique artifact.

Determine tolerances

Given the timing model obtained from the current solution, this task determines its timing properties. For instance, it quantifies the tolerances of both the existing and refined sets of events and the new sets of events devised by the current solution. Whenever possible, such quantification is obtained both by analysis and by simulations. At the end of this task, the timing properties of the devised solution are qualified, quantified, and are merged together with the timing properties offered by the lower abstraction level and with the timing requirements imported from the higher abstraction level. Hence, the timing properties of the current solution, the timing properties exported from the lower abstraction level and the timing requirements coming from the upper level are ready to be verified.

Verify and validate

This task verifies if the time properties extrapolated from the current solutions together with the time properties exported from the lower abstraction level meets the requirement provided by the task Refine, introduce and validate timing requirements. Notice that the comparison between the current solution time properties and the timing requirements derived from the upper level follows a top-down approach, while the comparison between the current solution properties and the exported timing properties from the lower abstraction level follows a bottom-up approach.

Specify and validate synchronization requirements

This final step involves adding the modeling constructs necessary to indicate that the formulated constraints indeed are to be considered as requirements for the lower abstraction level. The value of the tolerances devised during the task Determine tolerances of the new sets of events identified by the task Identify new sets of events become tolerance requirement of these new sets of events.
6.4 Negotiate time budgets

Legions of individuals playing specific roles are involved in the development of vehicle functions and even single vehicle functions. In addition, such individuals are belonging to different organizational units in different corporations at different locations. The most prominent collaboration scenario in the development of vehicle functions is the collaboration between the vehicle manufacturer (customer) and first-tier ECU manufacturer (supplier). And in both organizational units a lot of individuals are contributing to the development of a vehicle function including hardware, software, and mechanics. The important process interface is the transition from one level of abstraction to the next lower on, or in other words the transition between two subsequent phases related to two neighboring levels of abstraction.

As shown in Figure 29, the customer conducts the task defined in the Generic Methodology Pattern (GMP) on a specific level of abstraction, for example the EAST-ADL Design Level. The result of this phase are the timing requirements which are passed to the supplier – top-down approach. The supplier conducts the tasks of the GMP on the next lower level of abstraction, for example the EAST-ADL Implementation Level (AUTOSAR), where the supplier develops a solution adhering to the imposed timing requirements.

During the development process it may turn out by analysis of the supplier’s timing models that the initial specified time budget for a function is too tight for ensuring robust operation. In this case, the supplier provides his timing models to the customer for problem analysis on system level. In a bottom-up approach, the supplier’s timing information are abstracted by conducting the task “Transform Timing Properties” resulting in timing information that the customer uses to perform system level timing analysis. During such an analysis the customer can explore possible solutions to the timing problems and, for instance, revise the timing budget assigned to the function to be delivered by the supplier. The customer passes the revised timing information as timing requirements to the supplier, and the supplier is capable of conducting the task of the GMP again in order to develop the required function.

The subsequent execution of the GMP on the two level of abstraction may repeat any number of time until a sound and robust solution is found. And this process is commonly called “Negotiate Timing Information”. In general, it shall be the objective of all involved parties to accomplish the goal in a few number of iterations.
The collaboration scenario described in this section may possibly lead to the use case described in section 6.5. In addition the models that are being exchanged between the involved parties follows the approach explained in the use case described in section 6.6.
6.5 Revise erroneous timing information

Problem statement

When developing time-critical systems, it is almost inevitable that some unintended behavior passes through the development process. It is then of great importance that the verification techniques can catch the unintended behavior so that the designer may have a good chance to revise it.

This use case provides a generic pattern on how a violation of a timing requirement is detected and corrected. The pattern should then be combined with another use case, related to the type of requirement violation, describing a straightforward error-free development process that provides the detailed hints on how to accurately develop a system with respect to the problem addressed by that use case (and the requirement violation in question).

The generic pattern is moreover exemplified with a set of decision trees related to the time budgeting problem. The example demonstrates, for each abstraction level, how to decompose a specific type of timing requirement violation and how to proceed to identify the cause of the violation, and also what measure could be taken to revise the system so that the requirement finally holds.

Generic pattern

As opposed to most other use cases, the starting point of this use case is not to start constructing or refining a system. The starting point is rather when the system has already been constructed, and we want to find out if its timing behavior conforms to its requirements. The use case is activated when verification has revealed a requirement violation, which needs to be corrected. The methodology of this use case thus starts with the GMP task Verify timing requirements and continues with an iteration (which according to the assumption of the GMP is implicit) where the solution is modified to comply with the requirement.

In some cases, the requirement violation cannot be resolved at the same abstraction level as where the violation was found. It might be needed to acquire more detailed design information from a lower abstraction level, or to give feedback to a higher abstraction level that there might be a risk of a violated requirement.

Figure 30 illustrates the process.

Identify timing requirement violation

This task is in principle equivalent with the GMP task Verify solution against timing requirements. The task compares the solution together with the timing model and analysis results with the attached timing requirements.

The main difference is that this task expects that there is a mismatch between solution and timing model on the one hand, and the timing requirements on the other — i.e. the timing requirements are violated.
The output of the task is a *Timing requirement violation*. This artifact identifies the violated timing requirement and any diagnostic information that could help in locating the cause of the violation.

### Find cause for timing requirement violation

Once a timing requirement violation has been identified, the task *Find cause for timing requirement violation* investigates potential diagnostic information trying to find out one or several possible causes of the problem. The task of finding causes is to a large extent dependent on the experience of the developer.

For common types of requirement violations, an organization could build a set of decision trees, which elaborates on possible causes and corrective actions for those types of requirement violations. In section 6.5.1, such an approach is illustrated on an example of the requirement violation exceeded time budget.

### Resolve violation at the current abstraction level

This task executes corrective actions that are derived based on the identified cause, in order to resolve the requirement violation. Usually, these actions refer to modifying information that was produced by a task in the normal development process. It is therefore advisable to find and consult that task (again). The charts in the example of section 6.5.1 also provide a hint on corrective actions related to a certain cause of a certain requirement violation.

After having performed the corrective action, it is also important to check what other parts of the system that may have been affected.
Figure 30 - Process for the use case Revise erroneous timing information

Note that changes may influence all lower abstraction levels, and many components and functions on each of those abstraction levels.

Reverify the violated timing requirement

After revising the system, it is necessary to re-verify it with respect to the previously violated requirement. If the requirement is still not satisfied, the whole process needs to be done again. Otherwise, the process ends successfully.
Transform timing requirement violation from higher abstraction level

If it was not possible to resolve the requirement violation at a certain abstraction level, it is advisable to examine other neighbouring abstraction levels. In case there is ground for believing that there is a need for obtaining more detailed and refined information, it is necessary to involve the lower abstraction level.

This task identifies the requirement at the lower level that corresponds to the violated requirement at the original abstraction level.

After having retrieved the more detailed information at the lower level, it needs to be transferred back to the original abstraction level as a property in the timing model of that abstraction level.

Transform timing requirement violation from lower abstraction level as a risk

If it was not possible to resolve the requirement violation at a certain abstraction level, it is advisable to examine other neighbouring abstraction levels. In case there is ground for believing that there is a need for modifying or relaxing requirements, it is necessary to involve the higher abstraction level. Since the requirement in question was already verified at the higher abstraction level before being given to the current level, it is not appropriate to say that it has been violated. Instead, we say that there is a risk that the requirement will be violated and that it needs further investigation.

This task identifies the requirement at the higher level that corresponds to the violated requirement at the original abstraction level.

After having modified the higher-level requirement, it needs to be transferred back to the original abstraction level as an updated requirement.

6.5.1 Example: Exceeded time budget

This section provides an overview on how the search for causes and corrective actions could be organized for the requirement violation Exceeded time budget. It should be pointed out that the charts are in no way exhaustive, and should only be regarded as inspiration.

The example is organized in several charts, one chart per abstraction level or AUTOSAR view. The top-level node captures the requirement violation. Below the top node there is a hierarchy of possible causes for the requirement violation. The leaf nodes capture either a corrective action or a redirection to another abstraction level (i.e. another chart).

The charts have the form of a decision tree, which in the end concludes one distinct corrective action. It is however important to understand that each design and requirement violation is unique and that it therefore is difficult, not to say impossible, to provide an exhaustive recipe on how to revise the system. The decision trees
presented here are hence incomplete in the sense that there may exist more causes and corrective actions than those listed in the charts. In addition, it is necessary to get an understanding of all branches in the cause hierarchy, or in the worst case even leaf causes (causes at the lowest level), before deciding on which actions to take. It may even be the case that several corrective actions need to be taken to extinguish a requirement violation.

Figure 31 provides a legend for the different nodes in the charts.

![Legend for revision charts](image1)

**Figure 31 - Legend for revision charts**

![Diagram of revised time budget at vehicle level](image2)

**Figure 32 - Revise exceeded time budget at vehicle level**
Figure 33 - Revise exceeded time budget at analysis level
Figure 34 - Revise exceeded time budget at design level
Figure 35 - Revise exceeded time budget in the VFB view

Figure 36 - Revise exceeded time budget in the SWC view
Figure 39 - Revise exceeded time budget in Operational level
6.6 Exchange models

Problem statement

The scope of this use case is a single ECU that is under the responsibility of the OEM.

Modern automotive systems are developed in the context of a complex supply chain. The OEM contracts the development of many components to so-called Tier-1 suppliers, which in turn entrust the development of some sub-components to their contractors.

Obviously, following such design style none of the involved parties is in possession of all system details that are necessary to reason about the global timing behavior. Unfortunately, there is no simple loophole to this situation, since the individual parties aim to protect their intellectual property and hesitate to share implementation details. This results in the fact that most timing related integration problems can only be discovered at integration time, i.e. when the implementation is done, which of cause leads to lengthy and costly development iterations.

The aim of this use case is to define a process between an OEM and his suppliers that allows to reason about the system timing behavior already at early design stages while protecting the individual intellectual properties. The process is based on the exchange of so-called timing models and is split into two parts:

1. The supplier side describing the supplier’s development process and describing how the timing model for the developed functionality can be derived.

2. The OEM side describing the OEM’s development process and describing how the timing models delivered by the suppliers can be used to validate the overall system timing behavior.

Please note that the use case focuses on the development of control applications which are the source of a large part of timing constraints in automotive systems.

6.6.1 Supplier Side

Figure 40 shows the supplier side of the use case. Its general structure follows the GMP that is described in Section 3.
Figure 40 - Supplier Side of the Exchange Models Use Case
The task of the supplier is to create a solution taking into account timing requirements of the OEM and additional functional control performance requirements. After attaching the OEM’s timing requirements to the created solution, the timing model can be extracted and communicated to the OEM for the purpose of timing validation of the overall system. The timing model contains the following artifacts:

1. **Controller timing structure**: executable entities (e.g. tasks and runnables) and their execution patterns.
2. **Controller timing properties**: execution times of the executable entities, etc.

Additionally, the supplier can derive **Controller timing requirements** from the chosen solution that are necessary to ensure the control performance of the functionality (e.g. minimum sampling periods, maximum delay, etc.). These requirements complement the OEMs timing requirements and must be fulfilled in the final solution, i.e. they must be validated by the OEM after system integration.

Obviously, before delivering the solution to the OEM, the supplier must check whether or not all timing requirements imposed by the OEM are met. For this purpose analyzes the timing model is analyzed and the solution’s timing properties are compared against the OEM’s timing requirements.

The different involved tasks are described in the following sections.

### Create Solution

This task consists of the actual functional control design. This complex engineering task is not in the scope of TIMMO-2-USE and will, therefore, not be described in detail here.

However, during the functional design the control engineer has to take into account functional control performance requirements which are usually motivated by the desired user experience, safety consideration, and system mechanics. The engineer’s primary goal is to find a control approach that satisfies these control performance requirements.

Additionally, the control engineer needs to take into account timing requirements that are imposed by the OEM, and that are motivated by global system timing considerations that are out of the supplier’s scope (system must not be overloaded, reservation of slack for future functionalities, etc.). Such timing requirements are usually communicated using **timing budgets** (see Section 6.2) representing, for instance, execution time budgets that might not be exceeded.

Satisfying the imposed timing requirements is usually no simple task for the control engineer. For instance, it might be necessary to choose a less sophisticated control approach to fit the algorithms in the assigned time budget, or code optimization might be required, which is a tedious task that usually reduces the reusability of the code.

The outcome of this task is the source code for the required functionality. Please note that the actual source code is usually not delivered to the OEM and remains intellectual property.
This task corresponds to the original task of the GMP. The supplier annotates the timing requirements coming from the OEM to the created solution using its structural model as reference.

**Create Timing Model**

During this task a timing model for the controller implementation is created. Please note that the timing model represents an abstraction of the concrete implementation that allows to reason about its timing behavior. The outcome of this task contains the following artifacts:

1. Controller time structure: runtime structure of the implemented control software in terms of operating system entities on the target platform (for instance tasks and runnables in OSEK based systems) including activation patterns in terms of arrival curves. This information can be expressed using the underlying ADL for the structural model, namely EAST-ADL or AUTOSAR, and TADL2.

2. Controller timing properties: estimated / measured / analyzed execution times of the runtime entities for the target hardware platform.

**Specify and Validate (Controller) Timing Requirements**

During this task the control engineer derives timing requirements from the required control performance requirements. These consist usually in maximum response times, jitter constraints, minimum sampling rates, and maximum delay constraints (i.e. end-to-end response times). These Controller Timing Requirements are communicated along with the timing model to the OEM for ECU integration purposes. More precisely, the OEM must ensure/validate the adherence to these timing requirements to ensure the correct functional integration of the delivered control application.

**Analyze Timing Model**

This task consists in analyzing the timing model of the developed control application in order to derive timing properties that allow validating whether or not the timing requirements imposed by the OEM are satisfied. Possible timing requirements that can be validated during this task include maximum execution time budgets and maximum execution rates (i.e. periods).

**Verify Solution against Timing Requirements**

This task corresponds to the original task of the GMP. The timing properties of the developed control application are compared with timing requirements imposed by the OEM. If all timing requirements are satisfied, the solution (along with the timing model) can be delivered to the OEM.

### 6.6.2 OEM / Integrator Side

Figure 41 shows the OEM side of this use case. Its general structure follows the GMP that is described in Section 3. The integrator gets
the Timing Models of the delivered subsystems that are necessary to reason about the integrated system’s timing behavior from his suppliers.

Note that reasoning about the system’s timing behavior works differently in early phases (i.e. vehicle and analysis phase). There, the OEM estimates or guesses timing properties of planned subsystems to compare and choose between different system approaches. However, in this use case we focus on the design and implementation levels. At that levels the system approach has already been chosen and the OEM steers the system development into the desired direction by imposing timing requirements, like time budgets (see Section 6.2), to his suppliers. However, he is (in his idealized role as integrator) not actively specifying and developing system parts on his own that he has to characterize with respect to their timing characteristics.

Using the timing models of all delivered sub-systems, the OEM can create an integrated timing model of the whole system. Based on this timing model she can validate all timing requirements motivated by the individual functional implementations, and thus check if system integration is successful in terms of real-time behavior. Additionally, the OEM can determine timing quality metrics for the integrated system, like, for instance, slack for future functionality, robustness to (slight) changes, etc. In case timing errors are detected or desired timing quality metrics are not satisfactory, the OEM can adjust the timing requirements for (a subset of) his suppliers, for instance by assigning smaller time budgets and go into another design iteration.

The different involved tasks are described in the following sections.

Create Solution

This task consists in integrating the different artifacts delivered by the suppliers. This includes integrating the functional entities to get an executable system (on the considered level of abstracting), and integrating the structural component models like AUTOSAR or EAST-ADL.

Attach Timing Requirements to Solution

This task corresponds to the original task of the GMP. The OEM annotates the controller timing requirements coming from the suppliers to the created solution using its structural model as reference.

Create Timing Model

This task consists in creating a global timing model of the integrated system by combining the timing models of all delivered sub-systems.

Analyze Timing Model

This task consists in performing different kinds of timing analyses on the integrated system timing model with the aim to validate all timing requirements. This consists of measuring, simulating or analyzing response times, end-to-end latencies with reaction and age semantics, activation jitters, response-time jitters, blocking times, etc.
Depending on the actual system, the whole range of available timing algorithms and tools might be useful for this task.

**Verify Solution against Timing Requirements**

The purpose of the task exactly corresponds to its description in the GMP (see Section 3), meaning that the actual timing properties determined during the task “Analyze Timing Model” are compared to the functionally motivated timing requirements coming from the suppliers. If all timing requirements are satisfied, system integration is successful in terms of real-time behavior, and the design process can proceed to its subsequent steps. In the reverse case, the system integrator needs to analyze the cause for the problem and trigger another design iteration for (parts of) the system.

**Check Timing Quality [optional]**

In case that all functionally motivated timing requirements, i.e. the timing requirements communicated by the suppliers of the sub-systems, are satisfied, the OEM might be interested in further evaluating and optimizing the system’s real-time behaviour.

In particular, the OEM might be interested to ensure the extensibility of his system for future functionalities and so-called face-lifts. For this purpose it is crucial to reserve slack in the system, since hardware platforms usually remain static over several years (7-8 years).

One possible metrics for evaluating the system’s extensibility is the load on the network and the ECUs. More sophisticated metrics are based on sensitivity analysis techniques.

**Specify and Validate Timing Requirements**

During this task the OEM formulates timing requirements for the suppliers. These timing requirements are motivated by considerations of the overall system’s timing behavior rather than by functional requirements (compare to task “Check Timing Quality”). Thereby, the goal of the OEM is to guide the system development in a desired direction (compare to use case “Specify Time Budgets” in Section 6.2). For instance, in case of timing problems the OEM can increase the timing budget of the affected functionality and thus grant a more relaxed timing constraint for the responsible supplier allowing him to create a better solution.

---

Figure 41 - OEM Side of the Exchange Models Use Case
6.7 Specify system dimensions

One of the most challenging activities in the development of systems is determining a system’s dimensions in early phases of the development – and the most difficult one is the phase before transitioning from the functional domain to the hard- and software domain. Primarily, two questions must be answered. Firstly, how much bandwidth shall the networks provide in order to ensure proper and timely transmission of data between electronic control units; and secondly, how much processing performance is required on an electronic control unit to process the received data and to execute the corresponding functions. As a matter of fact, these questions can only be answered when the system is implemented, including a mapping of signals to network frames and a first implementations of functions that are executed on the electronic control units. The reason for this is, that one needs to know how much bits per second have to be transmitted and how much instructions shall be executed.

An important aspect that impacts the decisions taken during the task of specifying system dimensions is timing. Especially, information about data transmission frequencies, execution rates of functions, as well as tolerated latencies and required response times provide a framework for performing a first approximation of network and ECU dimensions. This framework allows to continuously refine the system dimensions during system development when more details about the system’s implementation are becoming available. The basic idea is to abstract from operational parameters obtained during the implementation phase, like for example measured or simulated execution times of functions, and use them on higher levels of abstraction respectively earlier development phases. The Generic Methodology Pattern specifies the task “Transform Timing Properties” to accomplish this.
7 Cross-cutting concerns

7.1 Specify mode dependent timing information

Modes capture certain states in a system where it is supposed to operate in a certain way. For instance, if the hazard warning signal is turned on, then the warning lights would be flashed synchronously with a certain periodicity and when the signal is turned off then the system should return to its usual mode, where the lights do not flash. Obviously, timing constraints should also be possible to associate with modes since different modes of operation have different timing requirements, on different events.

TADL2 therefore allows a timing constraint to be dependent on a mode. When a mode is turned on then all its dependent timing constraints become active, and they remain so until the mode is turned off when they are again deactivated.

TADL2 does not provide any means to define modes: it assumes that, for each mode $m$, there is a special event turning $m$ on and off. These events provide the interface of TADL2 for modes. A time interval between an event occurrence turning on $m$, and the subsequent event occurrence turning it off, is a "mode window" for $m$: the timing constraints that depend on $m$ are active exactly in these windows.

TADL2 does not require that modes are mutually exclusive. However, a timing constraint can only be dependent on one mode. If a constraint is to be active in several modes, then a "super-mode" corresponding to the union of these modes has to be defined outside TADL2. The constraint can then be triggered by an event for that super-mode.

An exact semantics has been defined for mode-dependent timing constraints, which specifies exactly what it means for a timing constraint to be active during a mode. Using these semantics all TADL2 timing constraints can be made mode dependent. Details can be found in deliverable D11.

Example

For a braking system, with an event chain $c$ containing a brake pedal actuator event as stimulus and a brake event as response, we may have a mode-dependent reaction constraint where the $maximum$ limit for the constraint depends on the velocity $v$ as follows:

- $mode1$: $v$ in $[50,60)$ km/h $=>$ $maximum$ = 23.3 ms
- $mode2$: $v$ in $[60,80)$ km/h $=>$ $maximum$ = 17.5 ms
- $mode3$: $v$ in $[80,90)$ km/h $=>$ $maximum$ = 15.6 ms

This can be expressed in TADL2 as three mode-dependent reaction constraints as follows:

```
R1 = reactionConstraint {
    scope = c,
    maximum = 23.3 ms,
    mode = mode1
```
R2 = reactionConstraint {
    scope = c,  
    maximum = 17.5 ms, 
    mode = mode2 
}

R3 = reactionConstraint {
    scope = c, 
    maximum = 15.6 ms, 
    mode = mode3 
}

Note that TADL2 has no means to define the modes themselves: thus, the definitions of mode1 – mode3 in terms of the velocity will have to be done outside TADL2.

7.2 Perform post-build parameterization

Variability and Variant Management are cross cutting concerns that span all levels of abstraction. The main purpose of variability is to be capable of supporting variants in order to satisfy various requirements and/or contradicting requirements. It is a strong mechanism to support reuse and scalability. During the course of a development process variants can and are selected in different phases. Some variants must be selected in early stages of the development whereas other variants are selected after the system has been built or even at runtime.

Post Build Parameters are the result of resolving, a.k.a. binding, variability after the system has been built. Typically, such parameters – the value of a post build parameter – control whether functions are executed at runtime in order to provide specific functionality or additional functionality, or to determine how a function behaves at runtime and is capable of considering new components in the system. As a consequence these cases have an impact on the dynamic behaviour of a system in particular the temporal behaviour of the system. During the development of systems the fact that functions are or are not executed at runtime has to be considered in any timing analysis. Therefore, timing information respectively timing models shall be created that reflect the timing information of different variants. In the first place the timing constraints imposed on all possible variants of a function shall be identified and specified in a consistent way in order to be considered during the development and timing analyses.

The TADL in combination with the EAST-ADL and its support for variability enables one to create timing models for varying solutions. The variants have to be assessed carefully and their impact on timing shall be understood. In addition, the fact that variants may depend on other variants increases the scope of timing analysis that shall be conducted in order to ensure that any selection of a variant using post
build parameters still leads to a proper and robust operation of the system that meets the given timing constraints.

### 7.3 Specify probabilistic timing properties

#### Problem Statement

In many contexts the worst case is not the only relevant timing scenario about a system. For instance, with soft real-time systems it is sufficient for a given timing requirement to be satisfied most of the time, e.g. a deadline is met for 90% of the executions of a task. Another example is weakly-hard real-time systems in which some deadlines may be missed, but not too many in a short time, e.g. because recovery mechanisms may then fail (if a message may not be resent more than once for example) or for availability reasons. Even for hard real-time systems it is important to have some quantitative information, for example about the average load of the system. As a result, methods for less-than-worst-case design are needed and they should reflect current practice. Such methods should as usual ensure:

1. **Scalability**: The approach should be efficient to scale to the size of real-life systems.

2. **Usefulness of the results**: Results should be meaningful and helpful for the system designer.

3. **Practicality of the model**: The model used for the analysis must be simple enough to be provided by the system designer or automatically derivable, e.g. from a trace.

4. **Validation of the assumptions made**: Assumptions must be formally defined and can be validated either by the system designer or by some automated method (e.g. using statistical tests).

#### Overview

Two options have been investigated in TIMMO-2-USE: one is based on the use of distributions, the other on an extension of weakly-hard constraints. These two types of probabilistic timing constraints target different applications and also rely on different assumptions as detailed in the next paragraphs, which present the methodology tasks which are affected by the use of probabilistic timing.

#### Attach Timing Requirements to Solution

Some of the timing requirements which are attached to the solution are probabilistic (note that they do not have to all be probabilistic). One may in practice choose different types of probabilistic requirements depending on the needs. The first option is to use distributions in order to describe execution times, response times, inter-arrival times between activations, etc. The second option is based on weakly-hard constraints, meaning that a solution is allowed to temporarily violate a requirement. Such requirements are of the form: “Out of k consecutive executions of my task, the response time may not be larger than x more than m times”.

#### Create Timing Model
Regarding the creation of timing models, we have focused on the extraction of probabilistic timing models from traces, as in the practical design process both worst case and (potential) probabilistic analysis are often based on models derived from system executions captured as sets of traces. Such traces capture sequences of events and their timing, in particular events representing the activation and termination of a task, as well as preemptions, etc.

In order to determine which timing model may be extracted from such a trace one must first determine whether there are statistical dependencies between the different event sources. This can be achieved using statistical tests such as randomness checks, analysis of correlations, Brock-Dechert-Scheinkman test (for non-linear dependencies), etc. If the independence hypothesis cannot be rejected (that is the best result that one can expect, as one can never conclude independence from statistical tests) then one may derive distributions for the inter-arrival times of activations as well as the execution times.

If there are dependencies however distributions will not be an adequate solution because they do not capture these dependencies. On the other hand trace analysis for worst-case model extraction, as performed e.g. by Syntavision (TraceAnalyzer), is able to represent dependencies between occurrences of the same event. Indeed, a “stateless” approach is taken in order to handle dependencies, which does not distinguish between the different states of the state-based behavior of the system (states cannot easily be derived from traces). Weakly-hard models as well as the model required for Typical-Case Analysis (described in the next paragraph), can be obtained by following the same approach as that for deriving worst-case models.

Simulation is one option for the timing analysis of probabilistic models, as performed by INCHRON (chronSIM), but it may not cover corner cases and supposes independence or requires dependencies to be explicitly defined. To make sure that corner cases are handled one must perform analysis. Depending on the status with respect to dependencies and on the timing model that has been provided one can use either Probabilistic Real-Time Calculus (PRTC) or Typical-Case Analysis (TCA), as we detail now.

If independence within the timing model can be assumed and inter-arrival times and/or execution times are represented as distributions then it is possible to use PRTC in order to compute, for each task, the probability that it misses its deadline.

If there are dependencies however, and the timing model consists of three components, namely a worst-case model, a typical-case model and an overload model (describing how often the system may evolve outside the typical case) then TCA can be used to compute, for each task, a weakly-hard property about its response time, i.e., a statement of the form: “Out of k consecutive executions of my task, the response time may not be larger than x more than m times".
One of the main results achieved in work package 4 is the Generic (Timing) Methodology Pattern (GMP).

The GMP was designed such that it extends established software system development methodologies, such as EAST-ADL and AUTOSAR, with timing aspects. Thereby, the GMP supports both Top-down and Bottom-up development scenarios, and allows applying both in a combined manner. This plays an important role for the daily development routine in the automotive industry.

In various methodology instances the GMP has been refined to give methodology support for many practical use cases. These instances describe in detail how design decisions can be taken based on timing information. In other words, the TIMMO-2-USE methodology introduces a constructive feedback between automotive software system design and real-time systems engineering.

The following use cases were covered during the course of the TIMMO-2-USE project:

- Integrate reusable component
- Specify timing budget
- Specify synchronization timing constraints
- Negotiate time budgets
- Revise erroneous timing information
- Exchange models
- Specify system dimensions

Additionally, the TIMMO-2-USE methodology serves as integration platform of the project results:

- Tool Mentors describe how the different timing related methodology tasks are supported by specialized tools
- TADL guides give hints on how to describe timing information using the Timing Augmented Description Language 2 (TADL2) that was developed in the TIMMO-2-USE Project.
The EPF model of the TIMMO-2-USE methodology can be found under the following web-link:

http://www.timmo-2-use.org/
<table>
<thead>
<tr>
<th>Glossary Entry</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Communication delay</td>
<td>A communication delay is the time it takes for a message to be conveyed over a communication medium, such as a CAN bus.</td>
</tr>
<tr>
<td>Delay</td>
<td>A delay is the time elapsed between a stimulus event and a response event.</td>
</tr>
<tr>
<td>Derived timing property</td>
<td>A derived timing property is a timing property that has been deduced based on either existing direct timing properties, or other derived timing properties. Finding a derived timing property requires elaborate analysis and estimation.</td>
</tr>
<tr>
<td>FDA</td>
<td>Functional Design Architecture</td>
</tr>
<tr>
<td>Fuzzy timing requirement</td>
<td>A fuzzy timing requirement is a requirement that is not expressed by a value and a time unit (including units for multi-form time), but is expressed with words that give an intuition of the order of magnitude of the value. Examples of fuzzy timing requirements are:</td>
</tr>
<tr>
<td></td>
<td>- The end-to-end latency shall be faster than the reaction time of a human being.</td>
</tr>
<tr>
<td></td>
<td>- The light shall be turned on immediately.</td>
</tr>
<tr>
<td></td>
<td>- The brakes at all wheels must actuate at the same time.</td>
</tr>
<tr>
<td></td>
<td>Fuzzy timing requirements are primarily used in the vehicle phase.</td>
</tr>
<tr>
<td>HDA</td>
<td>Hardware Design Architecture</td>
</tr>
<tr>
<td>Term</td>
<td>Definition</td>
</tr>
<tr>
<td>-------------------------------</td>
<td>------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Interference</td>
<td>Interference is the total time that a task is interrupted due the execution of other tasks of higher priority on the same ECU.</td>
</tr>
<tr>
<td>Overall delay</td>
<td>An overall delay refers to a delay with segments. The sum of the delays of the segments must not exceed the overall delay.</td>
</tr>
<tr>
<td>Period</td>
<td>The &quot;period&quot; of a task in a time-triggered system is the time it takes between to successive starts of execution of that task.</td>
</tr>
<tr>
<td>Solution</td>
<td>A solution is a collective term for all descriptions that can be expressed by EAST-ADL and AUTOSAR, excluding the timing extensions of the respective language. A solution primarily centers (but does not exclude others) around the following concepts at each abstraction level:</td>
</tr>
<tr>
<td></td>
<td>- Vehicle: Technical feature model</td>
</tr>
<tr>
<td></td>
<td>- Analysis: Functional analysis architecture</td>
</tr>
<tr>
<td></td>
<td>- Design: Functional design architecture, Hardware design architecture</td>
</tr>
<tr>
<td></td>
<td>- Implementation: AUTOSAR Templates</td>
</tr>
<tr>
<td></td>
<td>- Operational: Physical EE System</td>
</tr>
<tr>
<td>Synchronisation influencing</td>
<td>A synchronisation</td>
</tr>
<tr>
<td>Spider</td>
<td></td>
</tr>
</tbody>
</table>
| **property** | **influencing property** is a property that has the potential to influence the occurrence of the set of events pointed out by a SynchronizationConstraint. Such a property is therefore critical when it comes to realising a synchronisation property. The following properties with this potential have been identified:  
  - Synchronisation  
  - Response time  
  - Period |
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Time budget</strong></td>
<td>A time budget is a piece of timing information that captures a delay, which is potentially decomposed into several disjoint segments.</td>
</tr>
</tbody>
</table>
| **Time budget influencing property** | A time budget influencing property is a property that has the potential to influence the response time of a certain end-to-end event chain, and thereby also the required time budget. The following properties with this potential have been identified:  
  - Worst-case execution time (WCET)  
  - Communication delay  
  - Interference time  
  - Task period |
| **Time budget margin** | In the time budgeting process, the developer determines the worst-case execution times for each component in the end-to-end event chain. On top of that, the developer may want to provide a slightly more relaxed budget. The difference between the WCET and the budget of a component is called the "margin" of that component.  
  The margin is always communicated to the supplier implementing the function, possibly implicitly in the budget segment. |
| **Time budget segment** | A budget segment is a piece of timing information that expresses a delay that constitutes a part of a time budget. |
| **Time budget slack** | Time budget slack is a portion of an end-to-end delay that is not allocated to any budget segment. Thus, there is only one slack per end-to-end delay. Slack is generally not communicated to suppliers, but rather serves as a reserve for interference from other not yet implemented functionality. |
| **Timing information** | A piece of timing information is any information that can be expressed with TADL2. |
| **Timing property** | A timing property is a piece of timing information that, with respect to a certain abstraction level, either: |
| | 1. Is based on already existing knowledge about the solution at a lower abstraction level |
| | 2. Obtained from the solution and the timing requirements that the solution was based on |
| | 3. Is assigned by the developer |
| **Timing requirement** | A timing requirement at a certain level of abstraction is a piece of timing information that will (together with other timing requirements) serve as a basis for a solution at a lower level of abstraction. |
| **Transformed timing property** | A transformed timing property is a timing property that has been translated (or ported) from a timing property at another (lower or higher) abstraction level than the transformed timing property in question. |
| **Worst-case execution time** | The worst-case execution time (WCET) is the longest time that a component can execute on a given hardware platform. |
11 References


